方案
按技术分类
设计
The MC100EP196 is a programmable delay chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides programmably variable delay of a differential ECL input signal. It has similar architecture to the EP195 with the added feature of further tuneability in delay using the FTUNE pin. The FTUNE input takes an analog voltage from VCC to VEE to fine tune the output delay from 0 to 60 ps.
特性
如需购买产品或样品,请先登录您的安森美账号。
搜寻
Close Search
产品:
2
分享
排序方式
产品系列:
┗
可订购器件:
2
产品
状态
CAD Models
Compliance
Package Type
Case Outline
MSL Type
MSL Temp (°C)
Container Type
Container Qty.
ON Target
Input Level
Output Level
VCC Typ (V)
fMax Typ (MHz)
td(prog) Min (ns)
td(prog) Max (ns)
td(step) Typ (ps)
tJitter Typ (ps)
tR & tF Max (ps)
Reference Price
MC100EP196FAG
More Details
MC100EP196FAR2G
More Details
Show More
1-25 of 25
Products per page
Jump to :
分享
导出
Rows
Printer Friendly Version
PDF Format
Excel Format
CSV Format
To proceed order you need to accept Terms
Hello, your current browser settings are preventing us from processing your submission. You can adjust your browser settings and reload the page or you can submit an email directly to inside.sales@onsemi.com
You might also try the following:
Thank you for submitting the contact sales form. Your request is on its way to our sales support team!
We thank you for your interest in onsemi and are working on your request. Our sales support team will respond to your request within two business days.