MC100EPT21 是一款 LVPECL/LVDS/CML 到 LVTTL/LVCMOS 差分转换器。因为使用 LVPECL/LVDS/CML 输入电平和 LVTTL/LVCMOS 输出电平,所以仅需要 +3.3V 和接地。小型 8 引线 SOIC 封装使得 EPT21 适用于需要时钟或数据信号转换的应用。VBB 输出使得 EPT21 能够以单端或差分输入模式进行电容耦合。进行单端电容耦合时,VBB 输出将连接非反相缓冲器的 D0 输入,或者反向缓冲器的 D0 输入。进行差分电容耦合时,VBB 输出通过电阻连接每个输入引脚。如果使用 VBB 引脚,应通过 0.01 F 电容器将其旁路连接到 VCC。有关其他信息,请参见 AND8020。对于单端直联,请使用外部电压参考源,如电阻分压器。请勿将 VBB 用于单端直联。
搜寻
Close Search
产品:
5
分享
排序方式
产品系列:
┗
可订购器件:
5
产品
状态
CAD Models
Compliance
Package Type
Case Outline
MSL Type
MSL Temp (°C)
Container Type
Container Qty.
ON Target
Channels
Input Level
Output Level
VCC Typ (V)
fMax Typ (MHz)
tpd Typ (ns)
tR & tF Max (ps)
Reference Price
MC100EPT21DG
More Details
MC100EPT21DR2G
More Details
MC100EPT21DTG
More Details
MC100EPT21DTR2G
More Details
MC100EPT21MNR4G
More Details
Show More
1-25 of 25
Products per page
Jump to :
Find and compare products, get support and connect with onsemi sales team.
Contact Sales
分享
导出
Rows
Printer Friendly Version
PDF Format
Excel Format
CSV Format
To proceed order you need to accept Terms
可靠性数据
Die Related Summary Data
Device: MC100EPT21DG
Equivalent to wafer fab process: MOSAIC
产品技术
产品技术
等效器件小时
平均故障间隔时间/平均无故障时间(按小时计算)
FITS
MOSAIC
0
476668904
More Details
Re-calculate Data
Data is based on the following assumptions.
Note: The temperature and confidence level may be adjusted to your requirements.
Disclaimer: A reliability FIT rate calculated using this tool shall not be used for any functional safety purpose. In case a raw FIT rate needs to be estimated for a component which is targeted to be used in a safety critical application (i.e. compliant to ISO 26262 standard) it should be calculated according to generic safety standards (IEC62380, IEC61709, SN29500, FIDES, etc.)