方案
按技术分类
设计
MC14042B 四路透明锁存在一个单片结构中使用 MOS P 沟道和 N 沟道增强模式器件构造。每个锁存均具有单独的数据输入,但所有四个锁存共享一个公共时钟。用于通过锁存频闪数据的时钟极性(高电平或低电平)可以使用极性输入进行保留。数据输入处呈现的信息在极性输入确定的时钟电平期间传输到输出 Q 和 Q。当极性输入为逻辑“0”状态时,数据在时钟低电平期间进行传输,当极性输入为逻辑“1”状态时,在时钟高电平期间进行传输。
特性
如需购买产品或样品,请先登录您的安森美账号。
搜寻
Close Search
产品:
4
分享
排序方式
产品系列:
┗
可订购器件:
4
产品
状态
CAD Models
Compliance
Package Type
Case Outline
MSL Type
MSL Temp (°C)
Container Type
Container Qty.
ON Target
Type
Channels
VCC Min (V)
VCC Max (V)
tpd Max (ns)
IO Max (mA)
Reference Price
MC14042BDG
More Details
MC14042BDR2G
More Details
NLV14042BDG
More Details
NLV14042BDR2G
More Details
Show More
1-25 of 25
Products per page
Jump to :
分享
导出
Rows
Printer Friendly Version
PDF Format
Excel Format
CSV Format
To proceed order you need to accept Terms
Hello, your current browser settings are preventing us from processing your submission. You can adjust your browser settings and reload the page or you can submit an email directly to inside.sales@onsemi.com
You might also try the following:
Thank you for submitting the contact sales form. Your request is on its way to our sales support team!
We thank you for your interest in onsemi and are working on your request. Our sales support team will respond to your request within two business days.