feedback
评价本网页


需要帮助?


NB4N121K: Clock Fanout Buffer, 1:21 Differential, 3.3 V, with HCSL Level Output

Overview
Specifications
Datasheet: Clock Fanout Buffer, 1:21 Differential, 3.3 V, with HCSL Level Output
Rev. 6 (146.0kB)
»查看材料成分
»No Product Change Notifications exist
GreenPoint®设计工具
Product Overview
产品说明
The NB4N121K is a Clock differential input fanout distribution 1 to 21 HCSL level differential outputs, optimized for ultra low propagation delay variation. The NB4N121K is designed with HCSL clock distribution for FBDIMM applications in mind. Inputs can accept differential LVPECL, CML, or LVDS levels. Single-ended LVPECL, CML, LVCMOS or LVTTL levels are accepted with the proper VREFAC supply (see Figures 5, 10, 11, 12, and 13). Clock input pins incorporate an internal 50 ohm on die termination resistors.
特性   优势
     
  • Typical Input Clock Frequency 100, 133, 166, 200, 266, 333 and400 MHz
 
  • Meets wide range of FBDIMM bus frequencies
  • <1 ps RMS Additive Clock jitter
 
  • Best in class for jitter performance
  • Operating Range: VCC = 3.0 V to 3.6 V with VEE = 0 V
 
  • Ensures operation in the majority of designs
  • 340 ps Typical Rise and Fall Times
   
  • 800 ps Typical Propagation Delay tPD 100 ps Maximum Propagation
   
  • Delta tPD 100 ps Maximum Propagation Delay Variation Per Each Differential Pair
   
  • Differential HCSL Output Level (700 mV Peak-to-Peak)
   
应用   终端产品
  • FBDIMM Clock Distribution
  • PCIe I, II, II
  • Networking
  • Clock Distribution
  • High End Computing
 
  • FBDIMM Memory Support
  • Servers
  • Routers
技术文档及设计资源
仿真模型 (1) 封装图纸 (1)
数据表 (1) 评估板文档 (1)
评估/开发工具信息
产品 状况 Compliance 简短说明 行动
NB4N121KMNGEVB Active
Pb-free
Fanout Distribution Evaluation Board
Avnet (2015-07-09) : 2
Digikey (2015-07-09) : 2
供货情况和样品
产品
状况
Compliance
具体说明
封装
MSL*
容器
预算价格 (1千个数量的单价)
类型
外形
类型
数量
NB4N121KMNG Active
Pb-free
Halide free
Clock Fanout Buffer, 1:21 Differential, 3.3 V, with HCSL Level Output QFN-52 485M 1 Tray JEDEC 260 Contact Sales Office
NB4N121KMNR2G Active
Pb-free
Halide free
Clock Fanout Buffer, 1:21 Differential, 3.3 V, with HCSL Level Output QFN-52 485M 1 Tape and Reel 2000 Contact Sales Office
表面贴装器件的潮湿敏感度等级(MSL)(260°C回流温度时测量无铅,235°C回流温度时测量含铅)
市场订货至交货的时间(周) : 2 to 4
Digikey   (2015-07-09) : <1K
ON Semiconductor   (2015-07-08) : 5,460
PandS   (2015-07-09) : <1K
市场订货至交货的时间(周) : 4 to 8
Datasheet: Clock Fanout Buffer, 1:21 Differential, 3.3 V, with HCSL Level Output
Rev. 6 (146.0kB)
»查看材料成分
»No Product Change Notifications exist
GreenPoint®设计工具
Product Overview

Product Compliance Status Description Type Channels Input / Output Ratio Input Level Output Level VCC Typ (V) tJitterRMS Typ (ps) tskew(o-o) Max (ps) tpd Typ (ns) tR & tF Max (ps) fmaxClock Typ (MHz) fmaxData Typ (Mbps) Package Type
 Pb-free 
 Halide free 
 Active     Clock Fanout Buffer, 1:21 Differential, 3.3 V, with HCSL Level Output   Buffer   1   1:21 
 CML 
 CMOS 
 ECL 
 LVDS 
 TTL 
 HCSL   3.3   1   50   0.8   700   200     QFN-52 
 Pb-free 
 Halide free 
 Active     Clock Fanout Buffer, 1:21 Differential, 3.3 V, with HCSL Level Output   Buffer   1   1:21 
 CML 
 CMOS 
 ECL 
 LVDS 
 TTL 
 HCSL   3.3   1   50   0.8   700   200     QFN-52 
Datasheet: Clock Fanout Buffer, 1:21 Differential, 3.3 V, with HCSL Level Output
Rev. 6 (146.0kB)
»查看材料成分
»No Product Change Notifications exist
GreenPoint®设计工具
Product Overview
外形
485M   
Datasheet: Clock Fanout Buffer, 1:21 Differential, 3.3 V, with HCSL Level Output
Rev. 6 (146.0kB)
»查看材料成分
»No Product Change Notifications exist
GreenPoint®设计工具
Product Overview
之前浏览的产品
清除列表

新产品
 

NB3W800L  3.3 V, 100/133 MHz, Differential 1:8 Push-Pull Clock ZDB/Fanout Buffer for PCIe

  • Eight differential clock output Pairs @ 0.7 V
  • Meets DB800ZL performance requirements
  • Low−power NMOS push−pull HCSL compatible outputs