feedback
评价本网页


需要帮助?


NB4N316M: AnyLevel™ Input to Open Collector CML Output Buffer/ Translator w/ Input Hysteresis

Overview
Specifications
Datasheet: 3.3 V AnyLevel Receiver to CML Driver/Translator with Input Hysteresis - 2.0 GHz Clock / 2.5 Gb/s Data
Rev. 5 (186.0kB)
»浏览可靠性数据
»查看材料成分
»产品更改通知 (4)
Product Overview
产品说明
The NB4N316M is a differential Clock or Data receiver and will accept AnyLevel input signals: LVPECL, CML, LVCMOS, LVTTL, or LVDS. These signals will be translated to CML, operating up to 2.0 GHz or 2.5 Gb/s, respectively. As such, the NB4N316M is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock or Data distribution applications. The CML outputs are 16 mA open collector which require a resistor load path to VTT termination voltage. The open collector CML outputs must be terminated to VTT at power up. The differential outputs produce Current Mode Logic (CML) compatible levels when the receiver is loaded with 50-ohm or 25-ohm loads connected to 1.8 V, 2.5 V or 3.3 V supplies. This simplifies device interface by eliminating a need for coupling capacitors. The NB4N316M features an input threshold of approximately 25mV, providibg increased noise immunity and stability. The device is offered in a small 8-pin TSSOP package (MSOP-8 compatible).
特性
 
  • Maximum Input Clock Frequency > 2.0 GHz
  • Maximum Input Data Rate > 2.5 Gb/s
  • Typically 1 ps of RMS Clock Jitter
  • Typically 10 ps of Data Dependent Jitter
  • 550 ps Typical Propagation Delay
  • 150 ps Typical Rise and Fall Times
  • Differential Open Collector CML Outputs
应用
  • Signal interface translation for Networking and ATE
  • High Speed CLOCK Applications
技术文档及设计资源
应用注释 (6) 数据表 (1)
仿真模型 (1) 封装图纸 (1)
供货情况和样品
产品
状况
Compliance
具体说明
封装
MSL*
容器
预算价格 (1千个数量的单价)
类型
外形
类型
数量
NB4N316MDTG Active
Pb-free
Halide free
AnyLevel™ Input to Open Collector CML Output Buffer/ Translator w/ Input Hysteresis TSSOP-8 948R-02 3 Tube 100 Contact Sales Office
NB4N316MDTR2G Active
Pb-free
Halide free
AnyLevel™ Input to Open Collector CML Output Buffer/ Translator w/ Input Hysteresis TSSOP-8 948R-02 3 Tape and Reel 2500 Contact Sales Office
表面贴装器件的潮湿敏感度等级(MSL)(260°C回流温度时测量无铅,235°C回流温度时测量含铅)
市场订货至交货的时间(周) : 8 to 12
Arrow   (Sat Jul 11 08:21:31 MST 2015) : 100
Avnet   (2015-07-09) : <1K
Chip1Stop   (2015-07-09) : <1K
Digikey   (2015-07-09) : <1K
Mouser   (2015-07-09) : <1K
市场订货至交货的时间(周) : 2 to 4
Arrow   (Sat Jul 11 08:21:32 MST 2015) : 6775
ON Semiconductor   (2015-07-08) : 12,500
Datasheet: 3.3 V AnyLevel Receiver to CML Driver/Translator with Input Hysteresis - 2.0 GHz Clock / 2.5 Gb/s Data
Rev. 5 (186.0kB)
»浏览可靠性数据
»查看材料成分
»产品更改通知 (4)
Product Overview

Product Compliance Status Description Type Channels Input / Output Ratio Input Level Output Level VCC Typ (V) tJitterRMS Typ (ps) tskew(o-o) Max (ps) tpd Typ (ns) tR & tF Max (ps) fmaxClock Typ (MHz) fmaxData Typ (Mbps) Package Type
 Pb-free 
 Halide free 
 Active     AnyLevel™ Input to Open Collector CML Output Buffer/ Translator w/ Input Hysteresis   Signal Driver   1   1:1 
 CML 
 CMOS 
 ECL 
 HSTL 
 LVDS 
 TTL 
 CML   3.3   1   20   0.55   300   2000   2500   TSSOP-8 
 Pb-free 
 Halide free 
 Active     AnyLevel™ Input to Open Collector CML Output Buffer/ Translator w/ Input Hysteresis   Signal Driver   1   1:1 
 CML 
 CMOS 
 ECL 
 HSTL 
 LVDS 
 TTL 
 CML   3.3   1   20   0.55   300   2000   2500   TSSOP-8 
之前浏览的产品
清除列表

新产品
 

NB3W800L  3.3 V, 100/133 MHz, Differential 1:8 Push-Pull Clock ZDB/Fanout Buffer for PCIe

  • Eight differential clock output Pairs @ 0.7 V
  • Meets DB800ZL performance requirements
  • Low−power NMOS push−pull HCSL compatible outputs