产品说明
The NB7VQ14M is a high performance differential 1:4 CML fanout buffer with a selectable Equalizer receiver. When placed in series with a Clock/Data path operating up to 8 GHz or 14 Gb/s, respectively, the NB7VQ14M inputs will compensate the degraded signal transmitted across a FR4 PCB backplane or cable interconnect and output four identical CML copies of the input signal with a 1.8 V, 2.5 V or 3.3 V power supply. Therefore, the serial data rate is increased by reducing Inter-Symbol Interference (ISI) caused by losses in copper interconnect or long cables. The EQualizer ENable pin (EQEN) allows the IN/INb inputs to either flow through or bypass the Equalizer section. Control of the Equalizer function is realized by setting EQEN; When EQEN is set Low, the IN/IN inputs bypass the Equalizer. When EQEN is set High, the IN/INb inputs flow through the Equalizer. The default state at start-up is LOW. As such, NB7VQ14M is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications. The differential inputs incorporate internal 50-ohm termination resistors that are accessed through the VT pin. This feature allows the NB7VQ14M to accept various logic level standards, such as LVPECL, CML or LVDS. The 1:4 fanout design was optimized for low output skew applications. The NB7VQ14M is a member of the GigaComm™ family of high performance clock products.
|
特性 |
| |
|
-
Input Data Rate > 14 Gb/s, Typical
|
-
Input Clock Frequency > 8 GHz, Typical
|
-
165 ps Typical Propagation Delay
|
-
30 ps Typical Rise and Fall Times
|
-
< 15 ps Maximum Output Skew
|
-
< 0.8 ps Maximum RMS Clock Jitter
|
-
< 10 ps pp of Data Dependent Jitter
|
-
Differential CML Outputs, 400 mV Peak-to-Peak, Typical
|
-
Selectable Input Equalization
|
-
Operating Range: VCC = 1.71 V to 3.6 V with GND = 0 V
|
-
Internal Input Termination Resistors, 50-ohm
|
-
-40°C to +85°C Ambient Operating Temperature
|
|
应用 |
|
终端产品 |
- Clock and Data Fanout in Routers, Swithers
|
|
|