onsemi

Quad 2-Input NAND Gate 74VHCT00A

General Description

The VHCT00A is an advanced high-speed CMOS 2–Input NAND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages, including buffer output, which provide high noise immunity and stable output.

The Protection circuits ensure that 0 V to 5.5 V can be applied to the input pins without regard to the supply voltage and to the output pins with $V_{CC} = 0$ V. These circuits prevent device destruction due to mismatched supply and input/output voltages. This device can be used to interface 3 V to 5 V systems and two supply systems such as battery backup.

Features

- High Speed: $t_{PD} = 5.0$ ns (Typ.) at $T_A = 25^{\circ}C$
- High Noise Immunity: $V_{IH} = 2.0 \text{ V}, V_{IL} = 0.8 \text{ V}$
- Power Down Protection is Provided on All Inputs and Outputs
- Low Noise: $V_{OLP} = 0.8 V$ (Max.)
- Low Power Dissipation: $I_{CC} = 2 A (Max.)$ at $T_A = 25^{\circ}C$
- Pin and Function Compatible with 74HCT00
- Pb-Free, Halogen Free/BFR Free and RoHS Compliant

Logic Symbol




Figure 1. Logic Symbol


TRUTH TABLE

A	В	ō
L	L	Н
L	Н	Н
н	L	Н
н	Н	L




TSSOP-14 WB CASE 948G

MARKING DIAGRAM



(Note: Microdot may be in either location)

CONNECTION DIAGRAM



PIN DESCRIPTION

Pin Names	Description
A _n , B _n	Inputs
Ōn	Outputs

ORDERING INFORMATION

See detailed ordering and shipping information on page 4 of this data sheet.

© Semiconductor Components Industries, LLC, 1997 February, 2024 – Rev. 2

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	-0.5 to +6.5	V
V _{IN}	DC Input Voltage	–0.5 to +6.5	V
V _{OUT}	DC Output Voltage Active Mode (High or Low State) Tristate Mode (Note 1) Power=Off Mode (V _{CC} = 0 V)	-0.5 to V _{CC} + 0.5 -0.5 to +6.5 -0.5 to +6.5	V
I _{IN}	DC Input Current, per Pin	±20	mA
IOUT	DC Output Current, per Pin	±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±50	mA
I _{IK}	Input Clamp Current	-20	mA
I _{OK}	Output Clamp Current	-20	mA
T _{STG}	Storage Temperature Range	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 seconds	260	°C
TJ	Junction Temperature Under Bias	+150	°C
θ_{JA}	Thermal Resistance (Note 2)	150	°C/W
PD	Power Dissipation in Still Air at 25°C	833	mW
V _{ESD}	ESD Withstand Voltage (Note 3) Human Body Model Charged Device Model	2000 N/A	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Applicable to devices with outputs that may be tri-stated.

2. Measured with minimum pad spacing on an FR4 board, using 76mm-by-114mm, 2-ounce copper trace no air flow per JESD51-7.

3. HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD gualification to EIA/JESD22-A115A (Machine Model) be discontinued.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	4.5	5.5	V
V _{IN}	DC Input Voltage (Note 4)	0	5.5	V
V _{OUT}	DC Output Voltage (Note 4) Active Mode (High or Low State) Tristate Mode (Note 1) Power=Off Mode (V _{CC} = 0 V)	0 0 0	V _{CC} 5.5 5.5	V
T _A	Operating Temperature	-40	+85	°C
t _r , t _f	Input Rise or Fall Rate $V_{CC} = 4.5 V to 5.5 V$	0	20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.Unused inputs must be held HIGH or LOW. They may not float.

DC ELECTRICAL CHARACTERISTICS

						T _A = 25°C		T _A = -40°C	C to +85°C	
Symbol	Parameter	V _{CC} (V)	Con	ditions	Min	Тур	Max	Min	Max	Unit
V _{IH}	HIGH Level Input	4.5			2.0	-	-	2.0	-	V
	Voltage	5.5			2.0	-	-	2.0	-	
V _{IL}	LOW Level Input	4.5			-	-	0.8	-	0.8	V
	Voltage	5.5			-	-	0.8	-	0.8	
V _{OH}	HIGH Level Output	4.5	$V_{IN} = V_{IH}$	I _{OH} = -50 μA	4.40	4.50	-	4.40	-	V
	Voltage		or V _{IL}	I _{OH} =8 mA	3.94	-	-	3.80	-	
V _{OL}	LOW Level Output Voltage		$V_{IN} = V_{IH}$	I _{OL} = 50 μA	-	0.0	0.1	-	0.1	V
			or V _{IL}	I _{OL} = 8 mA	-	-	0.36	-	0.44	
I _{IN}	Input Leakage Current	0–5.5	V _{IN} = 5.5 V c	or GND	-	-	±0.1	-	±1.0	μΑ
I _{CC}	Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or	GND	-	-	2.0	-	20.0	μΑ
ICCT	Maximum I _{CC} / Input	5.5	V _{IN} = 3.4 V, Other Inputs = V _{CC} or GND		-	-	1.35	-	1.50	mA
I _{OFF}	Output Leakage Current (Power Down State)	0.0	V _{OUT} = 5.5 \	/	_	-	0.5	-	5.0	μΑ

NOISE CHARACTERISTICS

				T _A = 25°C		
Symbol	Parameter		Conditions	Тур	Limits	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL} (Note 5)	5.0	C _L = 50 pF	0.4	0.8	V
V _{OLV}	Quiet Output Minimum Dynamic V_{OL} (Note 5)	5.0	C _L = 50 pF	-0.4	-0.8	V
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage (Note 5)	5.0	C _L = 50 pF	-	2.0	V
V _{ILD}	Maximum LOW Level Dynamic Input Voltage (Note 5)	5.0	C _L = 50 pF	_	0.8	V

5. Parameter guaranteed by design.

AC ELECTRICAL CHARACTERISTICS

				T _A = 25°C		T _A = -40°C to +85°C			
Symbol	Parameter	V _{CC} (V)	Conditions	Min	Тур	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Propagation Delay	5.0 ±0.5	C _L = 15 pF	-	5.0	6.9	1.0	8.0	ns
			C _L = 50 pF	-	5.5	7.9	1.0	9.0	
C _{IN}	Input Capacitance		V _{CC} = Open	-	4	10	-	10	pF
C _{PD}	Power Dissipation Capacitance		(Note 6)	-	17	-	-	_	pF

6. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} \times V_{CC} \times f_{IN} + I_{CC} / 4$ (per gate)


74VHCT00A

ORDERING INFORMATION

Device Order Number	Top Marking	Package	Shipping [†]
74VHCT00AMTCX	VHCT 00A	TSSOP-14 WB (Pb-Free)	2,500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

semi



*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DATE 17 FEB 2016

- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1			
onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves						

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>