# onsemi

# EEPROM Serial 64-Kb I<sup>2</sup>C in a 4-ball WLCSP

# CAT24C64BC4, CAT24C64BAC4

#### Description

The CAT24C64BC4 and CAT24C64BAC4 are EEPROM Serial 64–Kb  $I^2C$  devices available in a 4–ball WLCSP package. Both devices are internally organized as 8192 words of 8 bits each.

They feature a 32–byte page write buffer and support the Standard (100 kHz), Fast (400 kHz) and Fast–Plus (1 MHz) I<sup>2</sup>C protocol. The CAT24C64BC4 and CAT24C64BAC4 respond to a different Slave Address and are therefore suitable in applications that require two serial EEPROM devices with 4–ball WLCSP on the same I<sup>2</sup>C bus.

#### Features

- Supports Standard, Fast and Fast-Plus I<sup>2</sup>C Protocol
- 1.7 V to 5.5 V Supply Voltage Range
- 32–Byte Page Write Buffer
- Schmitt Triggers and Noise Suppression Filters on I<sup>2</sup>C Bus Inputs (SCL and SDA)
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial Temperature Range
- 4-ball WLCSP Package
- This Device is Pb-Free, Halogen Free/BFR Free, and RoHS Compliant





Figure 1. Functional Symbol



WLCSP-4 C4C SUFFIX CASE 567JY

#### PIN CONFIGURATION (Top View)





- X = Specific Device Code A: CAT24C64BC4 D: CAT24C64BAC4
  - = Production Year (Last Digit)
- Y = Production Yea W = Work Week

For the location of Pin 1, please consult the corresponding package drawing.

#### **PIN FUNCTION**

Pin Name	Function		
SDA	Serial Data		
SCL	Serial Clock		
V <sub>CC</sub>	Power Supply		
V <sub>SS</sub>	Ground		

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 8 of this data sheet.

#### Table 1. ABSOLUTE MAXIMUM RATINGS

Parameters	Ratings	Units
Storage Temperature	-65 to +150	°C
Voltage on Any Pin with Respect to Ground (Note 1)	–0.5 to +6.5	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The DC input voltage on any pin should not be lower than -0.5 V or higher than V<sub>CC</sub> + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than V<sub>CC</sub> + 1.5 V, for periods of less than 20 ns.

#### Table 2. RELIABILITY CHARACTERISTICS (Note 2)

Symbol	Parameter	Min	Units
N <sub>END</sub> (Note 3)	Endurance	1,000,000	Program/Erase Cycles
T <sub>DR</sub>	Data Retention	100	Years

2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

3. Page Mode,  $V_{CC} = 5 V$ ,  $25^{\circ}C$ .

Table 3. D.C. OPERATING CHARACTERISTICS (V <sub>CC</sub> = 1.7 V to 5.5 V, T <sub>A</sub> = -40°C to +85°C, unless otherwise specified.)
--

Symbol	Parameter	Test Conditions	Test Conditions Min		Units
I <sub>CCR</sub>	Read Current	Read, f <sub>SCL</sub> = 1 MHz	Read, f <sub>SCL</sub> = 1 MHz		mA
Iccw	Write Current	Write		0.6	mA
I <sub>SB</sub>	Standby Current	All I/O Pins at GND or $V_{CC}$		1	μΑ
١ <sub>L</sub>	I/O Pin Leakage	Pin at GND or $V_{CC}$		2	μΑ
V <sub>IL</sub>	Input Low Voltage	$V_{CC} \ge 2.2 V$	-0.5	V <sub>CC</sub> x 0.3	V
		V <sub>CC</sub> < 2.2 V	-0.5	V <sub>CC</sub> x 0.25	V
V <sub>IH</sub>	Input High Voltage	$V_{CC} \ge 2.2 V$	V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 0.5	V
		V <sub>CC</sub> < 2.2 V	V <sub>CC</sub> x 0.75	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	$V_{CC} \ge 2.2 \text{ V}, I_{OL} = 3.0 \text{ mA}$		0.4	V
		$V_{CC}$ < 2.2 V, $I_{OL}$ = 1.0 mA		0.2	V

#### Table 4. PIN IMPEDANCE CHARACTERISTICS (V<sub>CC</sub> = 1.7 V to 5.5 V, T<sub>A</sub> = -40°C to +85°C, unless otherwise specified.)

Symbol	Parameter	Conditions	Max	Units
C <sub>IN</sub> (Note 4)	SDA I/O Pin Capacitance	V <sub>IN</sub> = 0 V	8	pF
C <sub>IN</sub> (Note 4)	Input Capacitance (other pins)	V <sub>IN</sub> = 0 V	6	pF

4. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.



		Star	idard	Fast		Fast-Plus		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
F <sub>SCL</sub>	Clock Frequency		100		400		1,000	kHz
t <sub>HD:STA</sub>	START Condition Hold Time	4		0.6		0.25		μs
t <sub>LOW</sub>	Low Period of SCL Clock	4.7		1.3		0.45		μs
t <sub>HIGH</sub>	High Period of SCL Clock	4		0.6		0.35		μs
t <sub>SU:STA</sub>	START Condition Setup Time	4.7		0.6		0.25		μs
t <sub>HD:DAT</sub>	Data In Hold Time	0		0		0		μs
t <sub>SU:DAT</sub>	Data In Setup Time	250		100		50		ns
t <sub>R</sub> (Note 6)	SDA and SCL Rise Time		1,000		300		100	ns
t <sub>F</sub> (Note 6)	SDA and SCL Fall Time		300		300		100	ns
t <sub>SU:STO</sub>	STOP Condition Setup Time	4		0.6		0.25		μs
t <sub>BUF</sub>	Bus Free Time Between STOP and START	4.7		1.3		0.5		μs
t <sub>AA</sub>	SCL Low to Data Out Valid		3.5		0.9		0.40	μs
t <sub>DH</sub> (Note 6)	Data Out Hold Time	100		100		50		ns
T <sub>i</sub> (Note 6)	Noise Pulse Filtered at SCL and SDA Inputs		50		50		50	ns
t <sub>WR</sub>	Write Cycle Time		4		4		4	ms
t <sub>PU</sub> (Notes 6, 7)	Power-up to Ready Mode		0.35		0.35		0.35	ms

#### Table 5. A.C. CHARACTERISTICS ( $V_{CC} = 1.7 \text{ V}$ to 5.5 V, $T_A = -40^{\circ}\text{C}$ to +85°C) (Note 5)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Test conditions according to "A.C. Test Conditions" table.

6. Tested initially and after a design or process change that affects this parameter. 7.  $t_{PU}$  is the delay between the time  $V_{CC}$  is stable and the device is ready to accept commands.

#### Table 6. A.C. TEST CONDITIONS

Input Levels	$ V_{CC} \ge 2.2 \text{ V: } 0.2 \text{ x } V_{CC} \text{ to } 0.8 \text{ x } V_{CC} \\ V_{CC} < 2.2 \text{ V: } 0.15 \text{ x } V_{CC} \text{ to } 0.85 \text{ x } V_{CC} \\ $		
Input Rise and Fall Times	≤ 50 ns		
Input Reference Levels	$0.3 \times V_{CC}, 0.7 \times V_{CC}$		
Output Reference Levels	0.3 x V <sub>CC</sub> , 0.7 x V <sub>CC</sub>		
Output Load	Current Source: $I_{OL}$ = 3 mA (V <sub>CC</sub> ≥ 2.2 V); $I_{OL}$ = 1 mA (V <sub>CC</sub> < 2.2 V); $C_L$ = 100 pF		



#### **POWER-ON RESET (POR)**

Each CAT24C64BC4/CAT24C64BAC4 incorporates Power–On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state. The device will power up into Standby mode after  $V_{CC}$  exceeds the POR trigger level and will power down into Reset mode when  $V_{CC}$  drops below the POR trigger level. This bi–directional POR behavior protects the device against 'brown–out' failure following a temporary loss of power.

#### **PIN DESCRIPTION**

**SCL:** The Serial Clock input pin accepts the clock signal generated by the Master.

**SDA:** The Serial Data I/O pin accepts input data and delivers output data. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

#### FUNCTIONAL DESCRIPTION

The CAT24C64BC4/CAT24C64BAC4 supports the Inter–Integrated Circuit (I<sup>2</sup>C) Bus protocol. The protocol relies on the use of a Master device, which provides the clock and directs bus traffic, and Slave devices which execute requests. The CAT24C64BC4/CAT24C64BAC4 operates as a Slave device. Both Master and Slave can transmit or receive, but only the Master can assign those roles.

#### I<sup>2</sup>C Bus Protocol

The 2-wire I<sup>2</sup>C bus consists of two lines, SCL and SDA, connected to the  $V_{CC}$  supply via pull-up resistors. The

Master provides the clock to the SCL line, and either the Master or the Slaves drive the SDA line. A '0' is transmitted by pulling a line LOW and a '1' by letting it stay HIGH. Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics). During data transfer, SDA must remain stable while SCL is HIGH.

#### **START/STOP Condition**

An SDA transition while SCL is HIGH creates a START or STOP condition (Figure 2). The START consists of a HIGH to LOW SDA transition, while SCL is HIGH. Absent the START, a Slave will not respond to the Master. The STOP completes all commands, and consists of a LOW to HIGH SDA transition, while SCL is HIGH.

#### **Device Addressing**

The Master addresses a Slave by creating a START condition and then broadcasting an 8-bit Slave address (Figure 3). The first 4 bits of the Slave address are set to 1010. The next 3 bits are set to  $0\,0\,0\,($  CAT24C64BC4) or to  $1\,0\,0\,($  CAT24C64BAC4). The last bit, R/W, specifies whether a Read (1) or Write (0) operation is to be performed.

#### Acknowledge

During the 9<sup>th</sup> clock cycle following every byte sent to the bus, the transmitter releases the SDA line, allowing the receiver to respond. The receiver then either acknowledges (ACK) by pulling SDA LOW, or does not acknowledge (NoACK) by letting SDA stay HIGH (Figure 4). Bus timing is illustrated in Figure 5.





Figure 3. Slave Address Bits





#### WRITE OPERATIONS Byte Write

To write data to memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the  $R/\overline{W}$  bit set to '0'. The Master then sends two address bytes and a data byte and concludes the session by creating a STOP condition on the bus. The Slave responds with ACK after every byte sent by the Master (Figure 6). The STOP starts the internal Write cycle, and while this operation is in progress (t<sub>WR</sub>), the SDA output is tri–stated and the Slave does not acknowledge the Master (Figure 7).

#### Page Write

The Byte Write operation can be expanded to Page Write, by sending more than one data byte to the Slave before issuing the STOP condition (Figure 8). Up to 32 distinct data bytes can be loaded into the internal Page Write Buffer starting at the address provided by the Master. The page address is latched, and as long as the Master keeps sending data, the internal byte address is incremented up to the end of page, where it then wraps around (within the page). New data can therefore replace data loaded earlier. Following the STOP, data loaded during the Page Write session will be written to memory in a single internal Write cycle ( $t_{WR}$ ).


#### Acknowledge Polling

As soon (and as long) as internal Write is in progress, the Slave will not acknowledge the Master. This feature enables the Master to immediately follow–up with a new Read or Write request, rather than wait for the maximum specified Write time ( $t_{WR}$ ) to elapse. Upon receiving a NoACK response from the Slave, the Master simply repeats the request until the Slave responds with ACK.

#### **Delivery State**

The CAT24C64BC4/CAT24C64BAC4 is shipped erased, i.e., all bytes are FFh.








Figure 8. Page Write Sequence



# **READ OPERATIONS**

#### **Immediate Read**

To read data from memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the  $R/\overline{W}$  bit set to '1'. The Slave responds with ACK and starts shifting out data residing at the current address. After receiving the data, the Master responds with NoACK and terminates the session by creating a STOP condition on the bus (Figure 9). The Slave then returns to Standby mode.

#### Selective Read

To read data residing at a specific address, the selected address must first be loaded into the internal address register. This is done by starting a Byte Write sequence, whereby the Master creates a START condition, then broadcasts a Slave address with the  $R/\overline{W}$  bit set to '0' and then sends two address bytes to the Slave. Rather than completing the Byte

Write sequence by sending data, the Master then creates a START condition and broadcasts a Slave address with the  $R/\overline{W}$  bit set to '1'. The Slave responds with ACK after every byte sent by the Master and then sends out data residing at the selected address. After receiving the data, the Master responds with NoACK and then terminates the session by creating a STOP condition on the bus (Figure 10).

#### Sequential Read

If, after receiving data sent by the Slave, the Master responds with ACK, then the Slave will continue transmitting until the Master responds with NoACK followed by STOP (Figure 11). During Sequential Read the internal byte address is automatically incremented up to the end of memory, where it then wraps around to the beginning of memory.




Figure 11. Sequential Read Sequence



#### **ORDERING INFORMATION**

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Lead Finish	Shipping <sup>†</sup>
CAT24C64BC4CTR	A	WLCSP-4 with Die Coat	I = Industrial (-40°C to +85°C)	SnAg	Tape & Reel, 5,000 Units / Reel
CAT24C64BAC4CTR (Note 9)	D	WLCSP-4 with Die Coat	I = Industrial (-40°C to +85°C)	SnAg	Tape & Reel, 5,000 Units / Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

8. All packages are RoHS-compliant (Lead-free, Halogen-free).

 This WLCSP-4 option responds to a different Slave Address compared to CAT24C64BC4CTR.
Caution: The EEPROM devices delivered in WLCSP must never be exposed to ultra violet light. When exposed to ultra violet light the EEPROM cells lose their stored data.



# semi



WLCSP4, 0.77x0.77

DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DATE 07 MAR 2017

- CONTACT BALL DIAMETER PARALLEL TO DATUM C. BACKSIDE COATING IS OPTIONAL.

\*This information is generic. Please refer to device data sheet for actual part marking.

DOCUMENT NUMBER:	98AON85186F	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WLCSP4, 0.77X0.77		PAGE 1 OF 1	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products herein. special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>