


EEPROM Serial 16-Kb Microwire

CAT93C86



SOIC-8
V, W SUFFIX
CASE 751BD



SOIC-8
X SUFFIX
CASE 751BE

Description

The CAT93C86 is a 16-Kb Serial EEPROM memory device which is configured as either registers of 16 bits (ORG pin at V_{CC}) or 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT93C86 is manufactured using onsemi's advanced CMOS EEPROM floating gate technology. The device is designed to endure 1,000,000 program/erase cycles and has a data retention of 100 years. The device is available in 8-pin SOIC package.

Features

- High Speed Operation: 3 MHz / $V_{CC} = 5\text{ V}$
- Low Power CMOS Technology
- 1.8 V to 5.5 V Operation
- Selectable x8 or x16 Memory Organization
- Self-timed Write Cycle with Auto-clear
- Hardware and Software Write Protection
- Power-up Inadvertent Write Protection
- Sequential Read
- Program Enable (PE) Pin
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial and Extended Temperature Ranges
- 8-lead SOIC Package
- These Devices are Pb-Free, Halogen Free/BFR Free, and RoHS Compliant





Figure 1. Functional Symbol

Note: When the ORG pin is connected to V_{CC} , the x16 organization is selected. When it is connected to ground, the x8 pin is selected. If the ORG pin is left unconnected, then an internal pull-up device will select the x16 organization.

PIN CONFIGURATION



* Not Recommended for New Designs

PIN FUNCTION

| Pin Name | Function |
|----------|---------------------|
| CS | Chip Select |
| SK | Clock Input |
| DI | Serial Data Input |
| DO | Serial Data Output |
| V_{CC} | Power Supply |
| GND | Ground |
| ORG | Memory Organization |
| PE | Program Enable |

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

CAT93C86

Table 1. ABSOLUTE MAXIMUM RATINGS

| Parameters | Ratings | Units |
|--|-------------------------------|-------|
| Temperature Under Bias | -55 to +125 | °C |
| Storage Temperature | -65 to +150 | °C |
| Voltage on any Pin with Respect to Ground (Note 1) | -2.0 to +V _{CC} +2.0 | V |
| V _{CC} with Respect to Ground | -2.0 to +7.0 | V |
| Package Power Dissipation Capability (T _A = 25°C) | 1.0 | W |
| Lead Soldering Temperature (10 seconds) | 300 | °C |
| Output Short Circuit Current (Note 2) | 100 | mA |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- The minimum DC input voltage is -0.5 V. During transitions, inputs may undershoot to -2.0 V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5 V, which may overshoot to V_{CC} +2.0 V for periods of less than 20 ns.
- Output shorted for no more than one second. No more than one output shorted at a time.

Table 2. RELIABILITY CHARACTERISTICS

| Symbol | Parameter | Reference Test Method | Min | Units |
|-------------------------------|--------------------|-------------------------------|-----------|-------------|
| N _{END} (Note 3) | Endurance | MIL-STD-883, Test Method 1033 | 1,000,000 | Cycles/Byte |
| T _{DR} (Note 3) | Data Retention | MIL-STD-883, Test Method 1008 | 100 | Years |
| V _{ZAP} (Note 3) | ESD Susceptibility | MIL-STD-883, Test Method 3015 | 2000 | V |
| I _{LTH} (Notes 3, 4) | Latch-Up | JEDEC Standard 17 | 100 | mA |

- These parameters are tested initially and after a design or process change that affects the parameter.
- Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1 V to V_{CC} +1 V.

Table 3. D.C. OPERATING CHARACTERISTICS (V_{CC} = +1.8 V to +5.5 V unless otherwise specified.)

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
|------------------|--|--|-----------------------|-----|-----------------------|-------|
| I _{CC1} | Power Supply Current (Write) | f _{SK} = 1 MHz; V _{CC} = 5.0 V | | | 3 | mA |
| I _{CC2} | Power Supply Current (Read) | f _{SK} = 1 MHz; V _{CC} = 5.0 V | | | 500 | μA |
| I _{SB1} | Power Supply Current (Standby) (x8 Mode) | CS = 0 V ORG = GND | | | 10 | μA |
| I _{SB2} | Power Supply Current (Standby) (x16 Mode) | CS = 0 V ORG = Float or V _{CC} | | 0 | 10 | μA |
| I _{LI} | Input Leakage Current | V _{IN} = 0 V to V _{CC} | | | 1 | μA |
| I _{LO} | Output Leakage Current (Including ORG pin) | V _{OUT} = 0 V to V _{CC} ; CS = 0 V | | | 1 | μA |
| V _{IL1} | Input Low Voltage | 4.5 V ≤ V _{CC} < 5.5 V | -0.1 | | 0.8 | V |
| V _{IH1} | Input High Voltage | 4.5 V ≤ V _{CC} < 5.5 V | 2 | | V _{CC} + 1 | V |
| V _{IL2} | Input Low Voltage | 1.8 V ≤ V _{CC} < 4.5 V | 0 | | V _{CC} × 0.2 | V |
| V _{IH2} | Input High Voltage | 1.8 V ≤ V _{CC} < 4.5 V | V _{CC} × 0.7 | | V _{CC} + 1 | V |
| V _{OL1} | Output Low Voltage | 4.5 V ≤ V _{CC} < 5.5 V; I _{OL} = 2.1 mA | | | 0.4 | V |
| V _{OH1} | Output High Voltage | 4.5 V ≤ V _{CC} < 5.5 V; I _{OH} = -400 μA | 2.4 | | | V |
| V _{OL2} | Output Low Voltage | 1.8 V ≤ V _{CC} < 4.5 V; I _{OL} = 1 mA | | | 0.2 | V |
| V _{OH2} | Output High Voltage | 1.8 V ≤ V _{CC} < 4.5 V; I _{OH} = -100 μA | V _{CC} - 0.2 | | | V |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

CAT93C86

Table 4. PIN CAPACITANCE (Note 5)

| Symbol | Test | Conditions | Min | Typ | Max | Units |
|------------------|-------------------------------------|------------------------|-----|-----|-----|-------|
| C _{OUT} | Output Capacitance (DO) | V _{OUT} = 0 V | | | 5 | pF |
| C _{IN} | Input Capacitance (CS, SK, DI, ORG) | V _{IN} = 0 V | | | 5 | pF |

Table 5. POWER-UP TIMING (Notes 5, 6)

| Symbol | Parameter | Max | Units |
|------------------|-----------------------------|-----|-------|
| t _{PUR} | Power-up to Read Operation | 1 | ms |
| t _{PUW} | Power-up to Write Operation | 1 | ms |

Table 6. A.C. TEST CONDITIONS

| | | |
|---------------------------|--|---------------------------------|
| Input Rise and Fall Times | ≤ 50 ns | |
| Input Pulse Voltages | 0.4 V to 2.4 V | 4.5 V ≤ V _{CC} ≤ 5.5 V |
| Timing Reference Voltages | 0.8 V, 2.0 V | 4.5 V ≤ V _{CC} ≤ 5.5 V |
| Input Pulse Voltages | 0.2 x V _{CC} to 0.7 x V _{CC} | 1.8 V ≤ V _{CC} ≤ 4.5 V |
| Timing Reference Voltages | 0.5 x V _{CC} | 1.8 V ≤ V _{CC} ≤ 4.5 V |

Table 7. A.C. CHARACTERISTICS

| Symbol | Parameter | Test Conditions | V _{CC} = 1.8 V – 5.5 V | | V _{CC} = 2.5 V – 5.5 V | | V _{CC} = 4.5 V – 5.5 V | | Units |
|--------------------------|------------------------------|----------------------------------|---------------------------------|-----|---------------------------------|------|---------------------------------|------|-------|
| | | | Min | Max | Min | Max | Min | Max | |
| t _{CSS} | CS Setup Time | | 200 | | 100 | | 50 | | ns |
| t _{CSH} | CS Hold Time | | 0 | | 0 | | 0 | | ns |
| t _{DIS} | DI Setup Time | | 200 | | 100 | | 50 | | ns |
| t _{DIH} | DI Hold Time | | 200 | | 100 | | 50 | | ns |
| t _{PD1} | Output Delay to 1 | | | 1 | | 0.5 | | 0.15 | μs |
| t _{PD0} | Output Delay to 0 | C _L = 100 pF (Note 7) | | 1 | | 0.5 | | 0.15 | μs |
| t _{HZ} (Note 5) | Output Delay to High-Z | | | 400 | | 200 | | 100 | ns |
| t _{EW} | Program/Erase Pulse Width | | | 5 | | 5 | | 5 | ms |
| t _{CSMIN} | Minimum CS Low Time | | 1 | | 0.5 | | 0.15 | | μs |
| t _{SKHI} | Minimum SK High Time | | 1 | | 0.5 | | 0.15 | | μs |
| t _{SKLOW} | Minimum SK Low Time | | 1 | | 0.5 | | 0.15 | | μs |
| t _{SV} | Output Delay to Status Valid | | | 1 | | 0.5 | | 0.1 | μs |
| SK _{MAX} | Maximum Clock Frequency | | DC | 500 | DC | 1000 | DC | 3000 | kHz |

5. These parameters are tested initially and after a design or process change that affects the parameter.

6. t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specified operation can be initiated.

7. The input levels and timing reference points are shown in the “A.C. Test Conditions” table.

CAT93C86

Table 8. INSTRUCTION SET

| Instruction | Start Bit | Opcode | Address | | Data | | Comments |
|-------------|-----------|--------|--------------|--------------|-------|--------|----------------------|
| | | | x8 | x16 | x8 | x16 | |
| READ | 1 | 10 | A10–A0 | A9–A0 | | | Read Address AN– A0 |
| ERASE | 1 | 11 | A10–A0 | A9–A0 | | | Clear Address AN– A0 |
| WRITE | 1 | 01 | A10–A0 | A9–A0 | D7–D0 | D15–D0 | Write Address AN– A0 |
| EWEN | 1 | 00 | 11XXXXXXXXXX | 11XXXXXXXXXX | | | Write Enable |
| EWDS | 1 | 00 | 00XXXXXXXXXX | 00XXXXXXXXXX | | | Write Disable |
| ERAL | 1 | 00 | 10XXXXXXXXXX | 10XXXXXXXXXX | | | Clear All Addresses |
| WRAL | 1 | 00 | 01XXXXXXXXXX | 01XXXXXXXXXX | D7–D0 | D15–D0 | Write All Addresses |

DEVICE OPERATION

The CAT93C86 is a 16,384-bit nonvolatile memory intended for use with industry standard microprocessors. The CAT93C86 can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 13-bit instructions control the reading, writing and erase operations of the device. When organized as X8, seven 14-bit instructions control the reading, writing and erase operations of the device. The CAT93C86 operates on a single power supply and will generate on chip, the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a write operation.

The ready/busy status can be determined after the start of a write operation by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy “1” into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin.

The format for all instructions sent to the device is a logical “1” start bit, a 2-bit (or 4-bit) opcode, 10-bit address (an additional bit when organized X8) and for write operations a 16-bit data field (8-bit for X8 organizations).

Note: The Write, Erase, Write all and Erase all instructions require PE = 1. If PE is left floating, 93C86 is in Program Enabled mode. For Write Enable and Write Disable instruction PE = don't care.

Read




Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT93C86 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (t_{PD0} or t_{PD1}).

After the initial data word has been shifted out and CS remains asserted with the SK clock continuing to toggle, the device will automatically increment to the next address and shift out the next data word in a sequential READ mode. As long as CS is continuously asserted and SK continues to toggle, the device will keep incrementing to the next address automatically until it reaches to the end of the address space, then loops back to address 0. In the sequential READ mode, only the initial data word is preceeded by a dummy zero bit. All subsequent data words will follow without a dummy zero bit.

Write

After receiving a WRITE command, address and the data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN}. The falling edge of CS will start the self clocking clear and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C86 can be determined by selecting the device and polling the DO pin. Since this device features Auto-Clear before write, it is NOT necessary to erase a memory location before it is written into.

CAT93C86



CAT93C86

Erase

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C86 can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical “1” state.

Erase/Write Enable and Disable

The CAT93C86 powers up in the write disable state. Any writing after power-up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C86 write and clear instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status.

Erase All

Upon receiving an ERAL command, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C86 can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical “1” state.

Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} . The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C86 can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.




Figure 5. Erase Instruction Timing

CAT93C86

ORDERING INFORMATION

| OPN | Specific Device Marking* | Pkg Type | Temperature Range | Shipping |
|----------------|--------------------------|---------------|------------------------------------|------------------------------------|
| CAT93C86VI-GT3 | 93C86D | SOIC-8, JEDEC | I = Industrial (-40°C to +85°C) | Tape & Reel, 3,000 Units / Reel |
| CAT93C86XI-T2 | 93C86D | SOIC-8, EIAJ | I = Industrial (-40°C to +85°C) | Tape & Reel, 2,000 Units / Reel |

*Marking for new product Revision D.

8. All packages are RoHS-compliant (Lead-free, Halogen-free).

9. The standard lead finish is NiPdAu.

10. Not recommended for new designs.

11. For additional package and temperature options, please contact your nearest **onsemi** Sales office.

12. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


13. For detailed information and a breakdown of device nomenclature and numbering systems, please see the **onsemi** Device Nomenclature document, TND310/D, available at www.onsemi.com

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS




SOIC-8, 150 mils
CASE 751BD
ISSUE O

DATE 19 DEC 2008




TOP VIEW

| SYMBOL | MIN | NOM | MAX |
|----------|----------|-----|------|
| A | 1.35 | | 1.75 |
| A1 | 0.10 | | 0.25 |
| b | 0.33 | | 0.51 |
| c | 0.19 | | 0.25 |
| D | 4.80 | | 5.00 |
| E | 5.80 | | 6.20 |
| E1 | 3.80 | | 4.00 |
| e | 1.27 BSC | | |
| h | 0.25 | | 0.50 |
| L | 0.40 | | 1.27 |
| θ | 0° | | 8° |



SIDE VIEW



END VIEW

Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-012.

| | | |
|-------------------------|-------------------------|---|
| DOCUMENT NUMBER: | 98AON34272E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | SOIC 8, 150 MILS | PAGE 1 OF 1 |

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

MECHANICAL CASE OUTLINE


PACKAGE DIMENSIONS

ON Semiconductor®




SOIC-8, 208 mils
CASE 751BE-01
ISSUE O

DATE 19 DEC 2008




TOP VIEW

| SYMBOL | MIN | NOM | MAX |
|----------|----------|-----|------|
| A | | | 2.03 |
| A1 | 0.05 | | 0.25 |
| b | 0.36 | | 0.48 |
| c | 0.19 | | 0.25 |
| D | 5.13 | | 5.33 |
| E | 7.75 | | 8.26 |
| E1 | 5.13 | | 5.38 |
| e | 1.27 BSC | | |
| L | 0.51 | | 0.76 |
| θ | 0° | | 8° |



SIDE VIEW



END VIEW

Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with EIAJ EDR-7320.

| | | |
|-------------------------|-------------------------|---|
| DOCUMENT NUMBER: | 98AON34273E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | SOIC-8, 208 MILS | PAGE 1 OF 1 |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales