

# **Dual Bias Resistor Transistors**

# NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

# **EMD5DXV6T5G**

The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. These digital transistors are designed to replace a single device and its external resistor bias network. The BRT eliminates these individual components by integrating them into a single device. In the EMD5DXV6 series, two complementary BRT devices are housed in the SOT-563 package which is ideal for low power surface mount applications where board space is at a premium.

#### **Features**

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- Available in 8 mm, 7 inch Tape and Reel
- Lead Free Solder Plating
- These Devices are Pb-Free and are RoHS Compliant

**MAXIMUM RATINGS** ( $T_A = 25^{\circ}C$  unless otherwise noted, common for  $Q_1$  and  $Q_2$ , – minus sign for  $Q_1$  (PNP) omitted)

| Rating                    | Symbol           | Value | Unit |
|---------------------------|------------------|-------|------|
| Collector-Base Voltage    | V <sub>CBO</sub> | 50    | Vdc  |
| Collector-Emitter Voltage | V <sub>CEO</sub> | 50    | Vdc  |
| Collector Current         | Ic               | 100   | mAdc |


## THERMAL CHARACTERISTICS

| Characteristic<br>(One Junction Heated)  | Symbol                | Max                                | Unit        |
|--|-----------------------|------------------------------------|-------------|
| Total Device Dissipation $T_A = 25^{\circ}C$ Derate above $25^{\circ}C$                    | P <sub>D</sub>        | 357<br>(Note 1)<br>2.9<br>(Note 1) | mW<br>mW/°C |
| Thermal Resistance Junction-to-Ambient   | $R_{\theta JA}$       | 350<br>(Note 1)                    | °C/W        |
| Characteristic   |                       |                                    |             |
|  |                       |                                    |             |
| (Both Junctions Heated)  | Symbol                | Max                                | Unit        |
| (Both Junctions Heated)  Total Device Dissipation T <sub>A</sub> = 25°C  Derate above 25°C | Symbol P <sub>D</sub> | 500<br>(Note 1)<br>4.0<br>(Note 1) | mW/°C       |
| Total Device Dissipation T <sub>A</sub> = 25°C   | •                     | 500<br>(Note 1)<br>4.0             | mW          |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1

1. FR-4 @ Minimum Pad





SOT-563 CASE 463A

#### MARKING DIAGRAM



U5 = Specific Device Code

M = Month Code

= Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

| Device      | Package              | Shipping <sup>†</sup> |
|-------------|----------------------|-----------------------|
| EMD5DXV6T5G | SOT-563<br>(Pb-Free) | 8000 / Tape &<br>Reel |
| EMD5DXV6T1G | SOT-563<br>(Pb-Free) | 4000 / Tape &<br>Reel |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# EMD5DXV6T5G

#### ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Input Resistor

Resistor Ratio

| ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 25°C unless otherways)                                      | wise noted)          |      |      |      |      |
|--|----------------------|------|------|------|------|
| Characteristic   | Symbol               | Min  | Тур  | Max  | Unit |
| Q1 TRANSISTOR: PNP   |                      |      |      |      |      |
| OFF CHARACTERISTICS  |                      |      |      |      |      |
| Collector-Base Cutoff Current ( $V_{CB} = 50 \text{ V}, I_E = 0$ )                                       | I <sub>CBO</sub>     | _    | -    | 100  | nAdc |
| Collector-Emitter Cutoff Current (V <sub>CB</sub> = 50 V, I <sub>B</sub> = 0)                            | I <sub>CEO</sub>     | -    | -    | 500  | nAdc |
| Emitter-Base Cutoff Current (V <sub>EB</sub> = 6.0, I <sub>C</sub> = 5.0 mA)                             | I <sub>EBO</sub>     | -    | -    | 1.0  | mAdc |
| ON CHARACTERISTICS   |                      |      |      |      |      |
| Collector-Base Breakdown Voltage ( $I_C$ = 10 $\mu$ A, $I_E$ = 0)  | V <sub>(BR)CBO</sub> | 50   | -    | _    | Vdc  |
| Collector-Emitter Breakdown Voltage (I <sub>C</sub> = 2.0 mA, I <sub>B</sub> = 0)                        | V <sub>(BR)CEO</sub> | 50   | -    | -    | Vdc  |
| DC Current Gain (V <sub>CE</sub> = 10 V, I <sub>C</sub> = 5.0 mA)  | h <sub>FE</sub>      | 20   | 35   | -    | 1    |
| Collector–Emitter Saturation Voltage ( $I_C$ = 10 mA, $I_B$ = 0.3 mA)                                    | V <sub>CE(SAT)</sub> | -    | -    | 0.25 | Vdc  |
| Output Voltage (on) (V $_{CC}$ = 5.0 V, V $_{B}$ = 2.5 V, R $_{L}$ = 1.0 k $\Omega$ )                    | V <sub>OL</sub>      | -    | -    | 0.2  | Vdc  |
| Output Voltage (off) (V $_{CC}$ = 5.0 V, V $_{B}$ = 0.5 V, R $_{L}$ = 1.0 k $\Omega$ )                   | V <sub>OH</sub>      | 4.9  | -    | -    | Vdc  |
| Input Resistor   | R1                   | 3.3  | 4.7  | 6.1  | kΩ   |
| Resistor Ratio   | R1/R2                | 0.38 | 0.47 | 0.56 |      |
| Q2 TRANSISTOR: NPN   |                      |      |      |      |      |
| OFF CHARACTERISTICS  |                      |      |      |      |      |
| Collector-Base Cutoff Current (V <sub>CB</sub> = 50 V, I <sub>E</sub> = 0)                               | I <sub>CBO</sub>     | _    | _    | 100  | nAdc |
| Collector-Emitter Cutoff Current (V <sub>CB</sub> = 50 V, I <sub>B</sub> = 0)                            | I <sub>CEO</sub>     | -    | -    | 500  | nAdc |
| Emitter-Base Cutoff Current (V <sub>EB</sub> = 6.0, I <sub>C</sub> = 5.0 mA)                             | I <sub>EBO</sub>     | -    | -    | 0.1  | mAdc |
| ON CHARACTERISTICS   | •                    | •    | •    | •    | •    |
| Collector-Base Breakdown Voltage ( $I_C = 10 \mu A, I_E = 0$ )   | V <sub>(BR)CBO</sub> | 50   | _    | -    | Vdc  |
| Collector-Emitter Breakdown Voltage (I <sub>C</sub> = 2.0 mA, I <sub>B</sub> = 0)                        | V <sub>(BR)CEO</sub> | 50   | -    | -    | Vdc  |
| DC Current Gain (V <sub>CE</sub> = 10 V, I <sub>C</sub> = 5.0 mA)  | h <sub>FE</sub>      | 80   | 140  | -    |      |
| Collector-Emitter Saturation Voltage (I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0.3 mA)                   | V <sub>CE(SAT)</sub> | -    | -    | 0.25 | Vdc  |
| Output Voltage (on) (V <sub>CC</sub> = 5.0 V, V <sub>B</sub> = 2.5 V, R <sub>L</sub> = 1.0 k $\Omega$ )  | V <sub>OL</sub>      | -    | -    | 0.2  | Vdc  |
| Output Voltage (off) (V <sub>CC</sub> = 5.0 V, V <sub>B</sub> = 0.5 V, R <sub>L</sub> = 1.0 k $\Omega$ ) | V <sub>OH</sub>      | 4.9  | -    | _    | Vdc  |
|  | _                    |      |      |      |      |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

R1

R1/R2

33

8.0


47

1.0

61

1.2

 $\mathsf{k}\Omega$ 



## **EMD5DXV6T5G**

## TYPICAL ELECTRICAL CHARACTERISTICS — EMD5DXV6 PNP TRANSISTOR




Figure 2. V<sub>CE(sat)</sub> versus I<sub>C</sub>




Figure 3. DC Current Gain




Figure 4. Output Capacitance




Figure 5. Output Current versus Input Voltage

## **EMD5DXV6T5G**

## TYPICAL ELECTRICAL CHARACTERISTICS — EMD5DXV6 NPN TRANSISTOR




Figure 6.  $V_{CE(sat)}$  versus  $I_C$ 




Figure 7. DC Current Gain




Figure 8. Output Capacitance




Figure 9. Output Current versus Input Voltage




Figure 10. Input Voltage versus Output Current







#### SOT-563-6 1.60x1.20x0.55, 0.50P CASE 463A **ISSUE J**

**DATE 15 FEB 2024** 


#### NOTES:

- DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2018.
- ALL DIMENSION ARE IN MILLIMETERS.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.





| DIM  | MILLIMETERS |      | RS   |
|------|-------------|------|------|
| וועם | MIN.        | N□M. | MAX. |
| Α    | 0.50        | 0.55 | 0.60 |
| b    | 0.17        | 0.22 | 0.27 |
| C    | 0.08        | 0.13 | 0.18 |
| D    | 1.50        | 1.60 | 1.70 |
| E    | 1.10        | 1.20 | 1.30 |
| е    | 0.50 BSC    |      |      |
| Н    | 1.50        | 1.60 | 1.70 |
| L    | 0.10        | 0.20 | 0.30 |



| STYLE 1:         | STYLE 2:         | STYLE 3:         |
|------------------|------------------|------------------|
| PIN 1. EMITTER 1 | PIN 1. EMITTER 1 | PIN 1. CATHODE 1 |
| 2. BASE 1        | 2. EMITTER 2     | 2. CATHODE 1     |
| 3. COLLECTOR 2   | 3. BASE 2        | 3. ANODE/ANODE 2 |
| 4. EMITTER 2     | 4. COLLECTOR 2   | 4. CATHODE 2     |
| 5. BASE 2        | 5. BASE 1        | 5. CATHODE 2     |
| 6. COLLECTOR 1   | 6. COLLECTOR 1   | 6. ANODE/ANODE 1 |
|                  |                  |                  |

STYLE 6: PIN 1. CATHODE 2. ANODE

3. CATHODE

4. CATHODE 5. CATHODE

CATHODE

| RECOMMENDED  | MOLINITING | FOOTPRINT*  |
|--------------|------------|-------------|
| KECOMIMENDED | MOONTING   | LOO INKINI. |

FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

| STYLE 7: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. ANODE 6. CATHODE | STYLE 8:<br>PIN 1. DRAIN<br>2. DRAIN<br>3. GATE<br>4. SUURCE<br>5. DRAIN<br>6. DRAIN | STYLE 9:<br>PIN 1. SOURCE 1<br>2. GATE 1<br>3. DRAIN 2<br>4. SOURCE 2<br>5. GATE 2<br>6. DRAIN 1 |
|--|--|--|
|--|--|--|

STYLE 5

PIN 1. CATHODE

2. CATHODE 3. ANDDE 4. ANDDE 5. CATHODE

### **GENERIC MARKING DIAGRAM\***



XX = Specific Device Code M = Month Code

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

| PIN 1. CATHODE 1 | PIN 1. EMITTER 2 |
|------------------|------------------|
| 2. N/C           | 2. BASE 2        |
| 3. CATHODE 2     | 3. COLLECTOR 1   |
| 4. ANODE 2       | 4. EMITTER 1     |
| 5. N/C           | 5. BASE 1        |
| 6. AN□DE 1       | 6. COLLECTOR 2   |

STYLE 11:

STYLE 4: PIN 1. COLLECTOR

3. BASE 4. EMITTER 5. COLLECTOR

STYLE 10:

2. COLLECTOR

COLLECTOR

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON11126D Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

**DESCRIPTION:** SOT-563-6 1.60x1.20x0.55, 0.50P **PAGE 1 OF 1** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales