# **Single Pair Common Mode Filter with ESD Protection**

### Description

The EMI2124 is an integrated common mode filter providing both ESD protection and EMI filtering for high speed serial digital interfaces such as USB2.0.

The EMI2124 provides EMI filtering for one differential data line pair and ESD protection for one data pair plus USB ID pin. It provides a separate Vbus line protection typically used for charging. It is supplied in a small RoHS-compliant WDFN8 package.

### Features

- Highly Integrated Common Mode Filter (CMF) with ESD Protection provides protection and EMI Reduction for systems using high speed Serial Data Lines with cost and space savings over Discrete Solutions
- Large Differential Mode Bandwidth with Cutoff Frequency > 2 GHz
- High Common Mode Stop Band Attenuation: >25 dB at 700 MHz, >30 dB at 800 MHz Typical
- Provides Data Lines ESD Protection to IEC61000-4-2 Level 4, ±12 kV Contact Discharge
- Provides  $V_{ID}$  &  $V_{BUS}$  ESD Protection to IEC61000-4-2 Level 4,  $\pm 30$  kV Contact Discharge
- Low Channel Input Capacitance provides Superior Impedance Matching Performance
- Low Profile Package with Small Footprint in WDFN8 2.0 mm length x 2.2 mm width x 0.75 mm height Pb–Free Package
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

### Applications


- USB2.0 and other High Speed Differential Data Lines in Mobile Phones and Digital Still Cameras
- MIPI D-PHY



# **ON Semiconductor®**

http://onsemi.com

#### SIMPLIFIED SCHEMATIC








C3 = Specific Device Code M = Date Code = Pb-Free Device

(Note: Microdot may be in either location)



### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
EMI2124MTTAG	WDFN8 (Pb-Free)	3000/Tape & Reel

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

### **PIN DESCRIPTION**

Pin No.	Pin Name	Туре	Description
1	ln_1+	I/O	CMF Channel 1+ to Connector (External)
2	ln_1-	I/O	CMF Channel 1- to Connector (External)
8	Out_1+	I/O	CMF Channel 1+ to ASIC (Internal)
7	Out_1-	I/O	CMF Channel 1- to ASIC (Internal)
5	V <sub>BUS</sub>	I/O	Supply Protection to Connector – V <sub>BUS</sub> (External – V <sub>BUS</sub> )
6	۱ <sub>D</sub>	I/O	Supply Protection to Connector (External – V <sub>ID</sub> )
3,4	GND	GND	Ground

### **MAXIMUM RATINGS** ( $T_A = 25^{\circ}C$ unless otherwise stated)


Parameter	Symbol	Value	Units
Operating Temperature Range	T <sub>OP</sub>	-40 to +85	°C
Storage Temperature Range	T <sub>STG</sub>	−65 to +150	°C
Maximum Lead Temperature for Soldering Purposes (1/8" from Case for 10 Seconds)	TL	260	°C
DC Current per Line	I <sub>LINE</sub>	100	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Channel Leakage Current	I <sub>LEAK</sub>	$T_A = 25^{\circ}C, V_{IN} = 5 V, GND = 0 V$			1.0	μA
Channel Negative Voltage	V <sub>F</sub>	T <sub>A</sub> = 25°C, I <sub>F</sub> = 10 mA	0.1		1.5	V
Channel Input Capacitance to ground (Pins 1,2,8,7 to GND)	C <sub>IN</sub>	$T_{\text{A}}$ = 25°C, At 1 MHz, GND = 0 V, $V_{\text{IN}}$ = 1.65 V		0.8	1.3	pF
Channel Resistance (Pins 1-8, 2-7)	Rch			8.0		Ω
Differential Mode Cut – Off Frequency	f <sub>3dB</sub>	50 $\Omega$ source and load termination		2.0		GHz
Common Mode Stop Band Attenuation	F <sub>atten</sub>	@ 800 MHz		30		dB
In-system ESD Withstand Voltage a) Contact discharge per IEC 61000-4-2 standard, Level 4 (External Pins – Pin1, Pin2) b) Contact discharge per IEC 61000-4-2 standard, Level 1 (Internal Pins) c) Contact discharge per IEC 61000-4-2 standard, Level 4 (External Pins – V <sub>BUS</sub> , V <sub>ID</sub> )	V <sub>ESD</sub>	(Notes 1 and 2)	±12 ±2 ±30			kV
TLP Clamping Voltage – pin1, pin2 (See Figure 10)	V <sub>CL</sub>	Forward I <sub>PP</sub> = 8 A Forward I <sub>PP</sub> = 12 A Reverse I <sub>PP</sub> = -8 A Reverse I <sub>PP</sub> = -12 A		13 16 -6 -8.5		V V V V
TLP Clamping Voltage – V <sub>BUS</sub> (See Figure 11)	V <sub>CL</sub>	Forward I <sub>PP</sub> = 8 A Forward I <sub>PP</sub> = 12 A Reverse I <sub>PP</sub> = $-8$ A Reverse I <sub>PP</sub> = $-12$ A		23 25 -4 -5.4		V V V V
Reverse Working Voltage (Pins 1,2,8,7 and 6)	V <sub>RWM</sub>	(Note 3)			5.0	V
Breakdown Voltage (Pins 1,2,8,7 and 6)	V <sub>BR</sub>	I <sub>T</sub> = 1 mA; (Note 4)	5.5		9.0	V
Reverse Working Voltage (V <sub>BUS</sub> )	V <sub>RWM(2)</sub>	(Note 3)			12	V
Breakdown Voltage (V <sub>BUS</sub> )	V <sub>BR(2)</sub>	I <sub>T</sub> = 1 mA; (Note 4)	15		16.8	V
Maximum Peak Pulse Current (VID to GND)	I <sub>PP</sub>	8x20 μs Waveform			12	Α
Clamping Voltage (VID to GND)	V <sub>C</sub>	IPP = 5 A			10	V
Maximum Peak Pulse Current (V <sub>BUS</sub> to GND)	I <sub>PP(2)</sub>	8x20 μs Waveform			5	Α
Clamping Voltage (V <sub>BUS</sub> to GND)	V <sub>C(2)</sub>	IPP = 5 A		25		V
Dynamic Resistance Positive Transients Negative Transients	R <sub>DYN</sub>	$T_A$ = 25C, Ipp=1 A, tp= 8/20 $\mu s,$ Any I/O to GND		0.67 0.59		Ω Ω

Standard IEC 61000-4-2 with C<sub>Discharge</sub> = 150 pF, R<sub>Discharge</sub> = 330, GND grounded.
These measurements performed with no external capacitor.
TVS devices are normally selected according to the working peak reverse voltage (V<sub>RWM</sub>), which should be equal or greater than the DC or continuous peak operating voltage level.
V<sub>BR</sub> is measured at pulse test current I<sub>T</sub>.



Normal (Differential) Mode

# Figure 1. Normal (Differential) Mode Test Configuration




Figure 2. Application Circuit

# **TYPICAL CHARACTERISTICS**




Figure 5. Differential Return Loss vs. Frequency (Zdiff=100  $\Omega$ )

Frequency (Hz)

Figure 6. Differential Impedance vs. Frequency (Zdiff=100  $\Omega$ )

Frequency (Hz)




Figure 7. EMI2124 Measured Eye Diagram @ 480 Mbps

### **Transmission Line Pulse (TLP) Measurements**

Transmission Line Pulse (TLP) provides current versus voltage (I-V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 8. TLP I-V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10 s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 9 where an 8 kV IEC61000-4-2 current waveform is compared with TLP current pulses at 8 and 16 A. A TLP curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels. Typical TLP I-V curves for the EMI2124 are shown in Figure 10.




Figure 8. Simplified Schematic of a Typical TLP System




Figure 9. Comparison Between 8 kV IEC61000-4-2 and 8 A and 16 A TLP Waveforms




Figure 10. Positive and Negative TLP Waveforms (Pin1, Pin2)





Figure 11. Positive and Negative TLP Waveforms (V<sub>BUS</sub>)

# **ESD Voltage Clamping**

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to On Semiconductor Application Notes AND8307/D and AND8308/D.

IEC61000-4-2 Spec.						
Level	Test Voltage (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)		
1	2	7.5	4	2		
2	4	15	8	4		
3	6	22.5	12	6		
4	8	30	16	8		

# IEC61000-4-2 Spec.







Figure 12. Diagram of ESD Test Setup






Figure 14. ESD Clamping Voltage +8 kV per IEC6100-4-2 (external to internal pin)





Figure 15. ESD Clamping Voltage -8 kV per IEC6100-4-2 (external to internal pin)





DOCUMENT NUMBER:	98AON52381E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WDFN8, 2.2X2.0, 0.5P		PAGE 1 OF 1		

ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>