Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

January 2015

FAN6605
mWSaver™ PWM Controller

Features

- mWSaver™ Technology Provides Industry's Best-in-Class Standby Power
  - <100 mW at 25-mW Load for LCDM Adaptor
  - Internal High-Voltage JFET Startup
  - Low Operating Current: Under 2 mA
  - Adaptively Decrease PWM Frequency with Cycle Skipping to 23 kHz at Light-Load Condition for Better Efficiency
  - Feedback Impedance Switching During Minimum Load or No Load
- Proprietary Asynchronous Frequency Hopping Technique that Reduces EMI
- Fixed PWM Frequency: 65 kHz
- Internal Leading-Edge Blanking
- Built-in Synchronized Slope Compensation
- Auto-Restart Protection: Feedback Open-Loop Protection (OLP), VOver-Voltage Protection (OVP), Over-Temperature Protection (OTP), and Line Over-Voltage Protection
- Soft Gate Drive; Clamped Output Voltage: 13 V
- V Under-Voltage Lockout (UVLO)
- Programmable Constant Power Limit (Full AC Input Range)
- Internal OTP Sensor with Hysteresis
- Build-in 5-ms Soft-Start Function
- Input Voltage Sensing (V_{IN} Pin) for Brown-In/Out Protection with Hysteresis and Line Over-Voltage Protection

Applications

General-purpose switched-mode power supplies and flyback power converters, including:

- LCD Monitor Power Supply
- Open-Frame SMPS

Description

This highly integrated PWM controller provides several features to enhance the performance of flyback converters.

To minimize standby power consumption, a proprietary adaptive green-mode function reduces switching frequency at light-load conditions. To avoid acoustic-noise problems, the minimum PWM frequency is set above 23 kHz. This green-mode function enables the power supply to meet international power conservation requirements such as Energy Star®. With the internal high-voltage startup circuitry, the power loss caused by bleeding resistors is also eliminated. To further reduce power consumption, FAN6605 uses the BiCMOS process, which allows an operating current of only 2 mA. The standby power consumption can be under 100 mW for most of LCD monitor power supply designs.

FAN6605 integrates a frequency-hopping function that reduces EMI emission of a power supply with minimum line filters. The built-in synchronized slope compensation achieves a stable peak-current-mode control and improves noise immunity. The proprietary line compensation ensures constant output power limit over a wide AC input voltage range from 90 V_{AC} to 264 V_{AC}.

FAN6605 provides many protection functions. The internal feedback open-loop protection circuit protects the power supply from open-feedback-loop condition or output-short condition. It also has line under-voltage protection (brownout protection) and over-voltage protection using an input voltage sensing pin (V_{IN}).

FAN6605 is available in a 7-pin SOP package.

ENERGY STAR® is a registered trademark of the U.S. Department of Energy and the U.S. Environmental Protection Agency.

Ordering Information

Part Number	Operating Temperature Range	Package	PWM Frequency	Packing Method
FAN6605MX	-40 to +105°C	7-Lead, Small Outline Integrated Circuit (SOIC), Depopulated JEDEC MS-112, .150 Inch Body	65 kHz	Reel & Tape

Application Diagram



Figure 1. Typical Application

Internal Block Diagram



Figure 2. Internal Block Diagram

Marking Information



Z: Plant Code
X: 1-Digit Year Code
Y: 1-Digit Week Code
TT: 2-Digit Die Run Code
T: Package Type (M: SOP)
M: Manufacture Flow Code

Figure 3. Top Mark

Pin Configuration



Figure 4. Pin Configuration (Top View)

Pin Definitions

Pin #	Name	Description
1	VIN	Line-voltage detection. The line-voltage detection is used for brownout protection with hysteresis. Constant output power limit over universal AC input range is also achieved using this VIN pin. It is suggested to add a low-pass filter to filter the line ripple on the bulk capacitor. Pulling VIN HIGH also triggers auto-restart protection.
2	FB	The signal from the external compensation circuit is fed into this pin. The PWM duty cycle is determined in response to the signal on this pin and the current-sense signal on the SENSE pin.
3	SENSE	Current sense. The sensed voltage is used for peak-current-mode control and cycle-by-cycle current limiting.
4	GND	Ground
5	GATE	The totem-pole output driver. Soft-driving waveform is implemented for improved EMI.
6	VDD	Power supply. The internal protection circuit disables PWM output as long as V_{DD} exceeds the OVP trigger point.
7	HV	For startup, this pin is connected to the line input or bulk capacitor in series with resistors.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V_{VDD}	DC Supply Voltage[1, 2]			30	V
V_{FB}	FB Pin Input Voltage		-0.3	6.0	V
V_{SENSE}	SENSE Pin Input Voltage		-0.3	6.0	V
V_{VIN}	VIN Pin Input Voltage		-0.3	6.0	V
V_{HV}	HV Pin Input Voltage			700	V
P_D	Power Dissipation (T_A < 50°C)			00	mW
Θ_{JA}	Thermal Resistance (Junction-to-Air)			1	°C/W
T_J	Operating Junction Temperature		0	+125	°C
T_{STG}	Storage Temperature Range		-5	+150	°C
T_L	Lead Temperature (Wave Soldering or IR, 10 Seconds)			+260	°C
ESD	Human Body Model, JEDEC: JESD22-A114	All Pins Except		5.5	kV
	Charged Device Model, JEDEC: JESD22-C101	All	Except HV Pin	2.0	

Notes:
1. All voltage values, except differential v[illegible]s, are given with respect to the network ground terminal.
2. Stresses beyond those listed und[illegible] Absolute Maximum Ratings may cause permanent damage to the device.
3. ESD with HV pin: CDM=2000 V and HBM=500 V.

Electrical Characteristics

V_{DD}=11~24 V and T_A=-40~105°C unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DD} Section						
V_{OP}	Continuously Operating Voltage	Full Load			22	V
V_{DD-ON}	Start Threshold Voltage		15	16	17	V
V_{DD-OFF}	Protection Mode		9	10	11	V
UVLO	Normal Mode		6.8	7.8	8.8	V
I_{DD-ST}	Startup Current	V_{DD-ON} – 0.16 V			30	µA
I_{DD-OP}	Operating Supply Current	V_{DD}=15 V, GATE Open				mA
I_{DD-OLP}	Internal Sink Current	V_{DD-OLP}+0.1 V	30	[illegible]	90	µA
V_{DD-OLP}	Threshold Voltage on V_{DD} for HV JFET Turn-On		6.5	[illegible]	[illegible]	V
V_{DD-OVP}	V_{DD} Over-Voltage Protection		25	[illegible]	[illegible]	V
$t_{D-VDDOVP}$	V_{DD} Over-Voltage Protection Debounce Time		[illegible]	125	200	µs
HV Section						
I_{HV}	Supply Current Drawn from HV Pin	V_{DD}=[illegible] V, V_{DD}=0	2.0	[illegible]	5.0	mA
I_{HV-LC}	Leakage Current after Startup	H[illegible]=700 V, V_{DD}=V_{DD} [illegible] V		1	20	µA



Figure 5. V_{DD} Behavior

Continued on the following page…

Electrical Characteristics

V_{DD}=11~24 V and T_A=-40~105°C unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Oscillator Section						
f_{OSC}	Frequency in Normal Mode	Center Frequency	62	65	68	kHz
		Hopping Range	±4.5	±5.2	±5.9	
f_{OSC-G}	Green-Mode Frequency		20	23	26	kHz
t_{HOP}	Hopping Period		10	12	14	ms
t_{SKIP-N}	Pulse-Skipping Period(4)	$V_{FB-SKIP}<V_{FB}<V_{FB-N}$	180	200	220	ms
t_{SKIP-G}	Pulse-Skipping Period(4)	$V_{FB-G}<V_{FB}<V_{FB-SKIP}$	90			ms
f_{DV}	Frequency Variation vs. V_{DD} Deviation	V_{DD}=11 V to 22 V			5	%
f_{DT}	Frequency Variation vs. Temperature Deviation	$T_A=T_J$ =-40 to 105°C			5	%
V_{IN} Section						
V_{IN-OFF}	PWM Turn-Off (Brownout) Threshold Voltage		0.66	0.70	0.74	V
V_{IN-ON}	PWM Turn-On (Brown-in) Threshold Voltage		V_{IN-OFF}+ 0.17	V_{IN-OFF}+ 0.20	V_{IN-OFF}+ 0.23	V
$V_{IN-Protect}$	Threshold Voltage of V_{IN} Over-Voltage Protection		5.1	5.3	5.5	V
$t_{VIN-Protect}$	Debounce Time of V_{IN} Over-Voltage Protection		60	100	140	µs
Current-Sense Section						
V_{LIMIT} at V_{IN}=1 V	Threshold Voltage for Current Limit	V_{IN}=1 V	0.80	0.83	0.86	V
V_{LIMIT} at V_{IN}=3 V	Threshold Voltage for Current Limit	V_{IN}=3 V	0.67	0.70	0.73	V
t_{PD}	Delay to Output			100	200	ns
t_{LEB}	Leading-Edge Blanking Time	Steady State	240	290	340	ns
t_{SS}	Period During Soft-Start Time	Startup Time	4.0	5.5	7.0	ms



Figure 6. V_{IN} vs. V_{SENSE}

Continued on the following page…

Electrical Characteristics

V_{DD}=11~24 V and T_A=-40~105°C unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Feedback Input Section						
A_V	Internal FB Voltage Attenuation		1/4.5	1/4.0	1/3.5	V/V
Z_{FB}	Input Impedance	V_{FB}=4 V	10	15	19	kΩ
$V_{FB-OPEN}$	The Maximum Clamp of FB Voltage	FB Pin Open	5.1	5.3	5.5	V
V_{FB-OLP}	FB Open-Loop Protection Triggering Level	T_A=25°C	4.4	4.6	4.8	V
t_{D-OLP}	Delay Time of FB Pin Open-loop Protection		45.0	62.5	7[illegible]	ms
V_{FB-N}	Green-Mode Entry FB Voltage		2.8	3.0	[illegible]	V
V_{FB-G}	Green-Mode Ending FB Voltage			V[illegible]N - 0.[illegible]		V
$V_{FB-SKIP}$	FB Threshold Voltage for Changing Pulse-Skipping Period[4]		5	2.7	2.9	V
$V_{FB-ZDCR}$	FB Threshold Voltage for Zero-Duty Recovery		1.6	1.8	2.0	V
V_{FB-ZDC}	FB Threshold Voltage for Zero-Duty		1.4	1.6	1.8	V
$V_{FB-ZDCR}$ - V_{FB-ZDC}	ZDC Hysteresis		0.12	0.15	0.19	V



Figure 7. Cycle Skipping vs. V_{FB}

Continued on the following page…

Electrical Characteristics

V_{DD}=11~24 V and T_A=-40~105°C unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
GATE Section						
DCY_{MAX}	Maximum Duty Cycle		60	75	90	%
V_{GATE-L}	Gate Low Voltage	V_{DD}=15 V, I_O=50 mA			1.5	V
V_{GATE-H}	Gate High Voltage	V_{DD}=12 V, I_O=50 mA	8			V
t_r	Gate Rising Time	V_{DD}=15 V, C_L=1 nF		100		ns
t_f	Gate Falling Time	V_{DD}=15 V, C_L=1 nF		30		ns
$I_{GATE-SOURCE}$	Gate Source Current	V_{DD}=15 V, GATE=6 V		700		mA
$V_{GATE-CLAMP}$	Gate Output Clamping Voltage	V_{DD}=22 V			1	V
Over-Temperature Protection Section (OTP)						
T_{OTP}	Protection Junction Temperature[5,7]			13		°C
$T_{Restart}$	Restart Junction Temperature[6,7]			T_{OTP}-25		°C

Notes:

4. Guarantee by design.
5. When OTP is activated, the PWM switching is shut down.
6. When junction temperature is lower than this level, it resumes PWM switching.
7. These parameters are guaranteed by design.

Typical Performance Characteristics



Figure 8. Startup Current (I_{DD-ST}) vs. Temperature



Figure 9. Operation Supply Current (I_{DD-OP}) vs. Temperature



Figure 10. Start Threshold Voltage (V_{DD-ON}) vs. Temperature



Figure 11. Minimum Operating Voltage (V_{DD-OFF}) vs. Temperature



Figure 12. Supply Current Drawn from HV Pin (I_{HV}) vs. Temperature



Figure 13. HV Pin Leakage Current After Startup (I_{HV-LC}) vs. Temperature



Figure 14. Frequency in Normal Mode (f_{OSC}) vs. Temperature



Figure 15. Maximum Duty Cycle (DCY_{MAX}) vs. Temperature

Typical Performance Characteristics



Figure 16. FB Open-Loop Trigger Level (V_{FB-OLP}) vs. Temperature



Figure 17. Delay Time of FB Pin Open-Loop Protection (t_{D-OLP}) vs. Temperature



Figure 18. PWM Turn-Off Threshold Voltage (V_{IN-OFF} & V_{IN-ON}) vs. Temperature



Figure 19. V_{DD} Over-Voltage Protection (V_{DD-OVP}) vs. Temperature



Figure 20. V_{IN} vs. V_{LIMIT}

Functional Description

Startup Current

For startup, the HV pin is connected to the line input or bulk capacitor in series with diodes and/or resistors. If HV pin is connected to the line input, a 1-kV/ 1-A diode and a 100 kΩ resistor are recommended. If HV pin is connected to the bulk capacitor, only the resistor is required. Startup current drawn from pin HV (typically 3.5 mA) charges the hold-up capacitor through the diode and resistor. When the V_{DD} capacitor level reaches V_{DD-ON}, the startup current switches off. At this moment, only the VDD capacitor supplies the FAN6605 to maintain V_{DD} before the auxiliary winding of the main transformer to provide the operating current.

Operating Current

Operating current is below 2 mA. The low operating current enables better efficiency and reduces the requirement of V_{DD} hold-up capacitance.

Green-Mode Operation

The proprietary green-mode function provides an off-time modulation to reduce the switching frequency in light-load and no-load conditions. The on time is limited for better abnormal or brownout protection. V_{FB}, which is derived from the voltage feedback loop, is taken as the reference. Once V_{FB} is lower than the threshold voltage, switching frequency is continuously decreased with cycle skipping to the minimum green-mode frequency of around 23 kHz.

Current Sensing / Peak Current Limiting

Peak-current-mode control is utilized to regulate output voltage and provide pulse-by-pulse current limiting. The switching current is detected by the current-sensing resistor at SENSE pin. The PWM duty cycle is determined by this current sense signal and V_{FB}, the feedback voltage. When the voltage on the SENSE pin reaches around $V_{COMP}=(V_{FB}-0.6)/4$, the PWM switching turns off immediately.

Leading-Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs on the sense resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time is built in. During this blanking period, the current-limit comparator is disabled and cannot switch off the gate driver.

Under-Voltage Lockout (UVLO)

The turn-on and turn-off thresholds are fixed internally at 16 V and 7.8 V in normal mode. During startup, the hold-up capacitor must be charged to 16 V through the startup resistor to enable the IC. The hold-up capacitor continues to supply V_{DD} before the energy can be delivered from auxiliary winding of the main transformer. V_{DD} must not drop below 7.8 V during startup. This UVLO hysteresis window ensures that the hold-up capacitor is adequate to supply V_{DD} during startup.

Gate Output / Soft Driving

The BiCMOS output stage is a fast totem-pole gate driver. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability. The output driver is clamped by an internal 18 V Zener diode to protect power MOSFET transistors against undesirable gate over-voltage. A soft-driving circuit is implemented to minimize EMI.

Soft-Start

For many applications, it is necessary to minimize the inrush current at startup. The built-in 5.5 ms soft-start circuit significantly reduces the startup current spike and output voltage overshoot.

Slope Compensation

The sensed voltage across the current-sense resistor is used for peak current mode control and pulse-by-pulse current limiting. Built-in slope compensation improves stability and prevents sub-harmonic oscillation. FAN6605 inserts a synchronized positive-going ramp at every switching cycle as slope compensation.

Constant Output Power Limit

For constant output power limit over universal input-voltage range, the peak current threshold is adjusted by the voltage of the VIN pin. Since the VIN pin is connected to the rectified AC input line voltage through the resistive divider, a higher line voltage generates a higher V_{IN} voltage. The threshold voltage decreases as V_{IN} increases, making the maximum output power at high-line input voltage equal to that at low-line input. The value of R-C network should not be so large that it affects the power limit (shown in Figure 21). R and C should be less than 100 Ω and 470 pF, respectively.



Figure 21. Current-Sense R-C Filter

V_{DD} Over-Voltage Protection

V_{DD} over-voltage protection prevents damage due to abnormal conditions. Once the V_{DD} voltage is over the over-voltage protection voltage (V_{DD-OVP}), and lasts for $t_{D-VDDOVP}$, the PWM pulses are disabled. When the V_{DD} voltage drops below the UVLO, the internal startup circuit turns on, and V_{DD} is charged to V_{DD-ON} to restart IC.

Feedback Impedance Switching

FAN6605 actively varies FB-pin impedance (Z_{FB}) to reduce no-load power consumption. This technique can further reduce operating current of the controller when FB-pin voltage drops below V_{FB-ZDC}.

Brownout Protection

Since the VIN pin is connected through a resistive divider to the rectified AC input line voltage, it can also be used for brownout protection. If V_{IN} is less than 0.7 V, the PWM output is shut off. When V_{IN} reaches over 0.9 V, the PWM output is turned on again. The hysteresis window for ON/OFF is around 0.2 V. The brownout voltage setting is determined by the potential divider formed with R_{Upper} and R_{Lower}. Equations to calculate the resistors are shown below:

$$V_{IN} = \frac{R_{Lower}}{R_{Lower} + R_{Upper}} \times V_{AC}\sqrt{2}, (\text{unit} = V) \quad (1)$$

Thermal Overload Protection

Thermal overload protection limits total power dissipation. When the junction temperature exceeds T_J = +140°C, the thermal sensor signals the shutdown logic and turns off most of the internal circuitry. The thermal sensor turns internal circuitry on again after the IC's junction temperature drops by 25°C. Thermal overload protection is designed to protect the FAN6605 in the event of a fault condition. For continual operation, the controller should not exceed the absolute maximum junction temperature of T_J = +140°C.

Limited Power Control

The FB voltage is saturated HIGH when the power supply output voltage drops below its nominal value and shunt regulator (KA431) does not draw current through the opto-coupler. This occurs when the output feedback loop is open or output is short circuited. If the FB voltage is higher than a built-in threshold for longer than t_{D-OLP}, PWM output is turned off. As PWM output is turned off, V_{DD} begins decreasing since no more energy is delivered from the auxiliary winding.

As the protection is triggered, VDD enters into UVLO mode. This protection feature continues as long as the over loading condition persists. This prevents the power supply from overheating due to overloading conditions.

Noise Immunity

Noise on the current sense or control signal may cause significant pulse-width jitter, particularly in continuous-conduction mode. Slope compensation helps alleviate this problem. Good placement and layout practices should be followed. Avoiding long PCB traces and component leads, locating compensation and filter components near the FAN6605, and increasing the gate resistor from GATE pin to MOSFET improve performance.

Typical Application Circuit



Figure 22. 44 W Flyback 12 V/3.2 A, 5 V/1 A Application Circuit

Bill of Materials

Designator	Part Type	Designator	Part Type
BD1	BD 4 A/600 V	Q1	MOS 9 A/600 V
C1	YC 2200 pF/Y1	R1	R 1.5 MΩ 1/4 W
C2	YC 2200 pF/Y1	R2	R 1.5 MΩ 1/4 W
C3	XC 0.33 µF/300 V	R3	R 10 MΩ 1/4 W
C4	NC	R4, R5, R6, R7	R 47 Ω 1/4 W
C5	YC 2200 pF/Y1	R8, R17, R25, R27	NC
C6	CC 2200 pF/100 V	R9	R 50 KΩ 1/4 W
C7	CC 1000 pF/100 V	R10	R 50 KΩ 1/4 W
C8	EC 1000 µF/25 V	R11	R 0 Ω 1/8 W
C9	EC 470 µF/25 V	R12	R 47 Ω 1/8 W
C10	CC 100 pF/50 V	R13	R 5.6 KΩ 1/8 W
C11	EC 100 µF/400 V	R14	R 0 Ω 1/4 W
C12	C 1 µF/50 V	R15	R 10 KΩ 1/8 W
C13	EC 1000 µF/10 V	R16	R 1 Ω 1/8 W
C14	EC 470 µF/10 V	R18	R 0 Ω 1/8 W
C15	CC 100 pF/50 V	R19	R 100 Ω 1/8 W
C16	C 1 nF/50 V	R20	R 1 KΩ 1/8 W
C17	C 470 pF/50 V	R21	R 4.7 KΩ 1/8 W
C18	EC 47 µF/ V	R22	R 7.5 KΩ 1/8 W
C19	C 0.01 µF/ V	R23	R 120 KΩ 1/8 W
C20	0.1 µF/50	R24	R 15 KΩ 1/8 W
D1	P1010	R26	R 10 KΩ 1/8 W
D2	N4148	R28	R 0.43 Ω 2 W
D3	R107	TX1	800 µH(ERL-28)
	FR103	U1	IC FAN6605
D5	FYP1010	U2	IC PC817
ZD1	P6KE150A	U3	IC TL431
F1	FUSE 4A/250 V		
M1	VZ 9G		
L1	13 mH		
L2	Inductor (2 µH)		
L3	Inductor (2 µH)		



TOP VIEW



LAND PATTERN RECOMMENDATION



FRONT VIEW



OPTION A - BEVEL EDGE



OPTION B - NO BEVEL EDGE



DETAIL A
SCALE: 2:1

NOTES:

A) THIS PACKAGE DOES NOT FULLY CONFORMS TO JEDEC MS-012, VARIATION AA, ISSUE C.

B) ALL DIMENSIONS ARE IN MILLIMETERS.

C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.

D) DRAWING FILENAME : M07Arev4.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative