

High-Current, Half-Bridge, Gate-Driver IC FAN73912

Description

The FAN73912 is a monolithic half bridge gate-drive IC designed for high-voltage and high-speed driving for MOSFETs and IGBTs that operate up to +1200 V.

The advanced input filter of HIN provides protection against short-pulsed input signals caused by noise.

An advanced level-shift circuit offers high-side gate driver operation up to VS = -9.8 V (typical) for VBS = 15 V. The UVLO circuit prevents malfunction when VCC and VBS are lower than the specified threshold voltage.

Output drivers typically source and sink 2 A and 3 A, respectively.

Features

- Floating Channel for Bootstrap Operation to +1200 V
- Typically 2 A/ 3 A Sourcing/Sinking Current Driving Capability for Both Channels
- Gate Driver Supply (VCC) Range from 12 V to 20 V
- Separate Logic Supply (VDD) Range from 3 V to 20 V
- Extended Allowable Negative VS Swing to −9.8 V for Signal Propagation at VCC = VBS = 15 V
- Built-in Cycle-by-Cycle Edge-Triggered Shutdown Logic
- Built-in Shoot-Through Protection Logic
- Common-Mode dv/dt Noise Canceling Circuit
- UVLO Functions for Both Channels
- Built-in Advanced Input Filter
- Matched Propagation Delay Below 50 ns
- Outputs in-Phase with Input Signal
- Logic and Power Ground +/- 10 V Offset
- This Device is Pb-Free and Halogen Free

Typical Application

- Electrical Contactor
- UPS
- Solar Inverter
- Ballast
- General-Purpose Half-Bridge Topology



SOIC-16W CASE 751BH

\$Y = onsemi Logo &Z = Assembly Plant Code &2 = 2-Digit Date Code

&K = Lot Code

FAN73912MX = Specific Device Code

ORDERING INFORMATION

Device	Package	Shipping [†]
FAN73912MX	Wide-16	1,000/
(Note 1)	SOIC	Tape & Reel

- †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.
- This device passed wave-soldering test by JESD22A-111

1




Figure 1. Application Schematic - Adjustable Option




Figure 2. Simplified Block Diagram




Figure 3. Pin Connections – Wide 16–SOIC (Top View)

Table 1. PIN FUNCTION DESCRIPTION

Pin No.	Symbol	Description
1	LO	Low-Side Driver Output
2	COM	Low-Side Driver Return
3	VCC	Low-Side Supply Voltage
4	NC	No Connection
5	NC	No Connection
6	V _S	High-Voltage Floating Supply Return
7	V _B	High-Side Floating Supply
8	НО	High-Side Driver Output
9	NC	No Connection
10	NC	No Connection
11	V_{DD}	Logic Supply Voltage
12	HIN	Logic Input for High-Side Gate Driver Output
13	SD	Logic Input for Shutdown
14	LIN	Logic Input for Low-Side Gate Driver Output
15	V _{SS}	Logic Ground
16	NC	No Connection

Table 2. MAXIMUM RATINGS (T_J = 25°C, unless otherwise specified. All voltage parameters are referenced to COM unless otherwise stated in the table.)

Symbol	Parameter	Min	Max	Unit
V _B	High-Side Floating Supply Voltage	-0.3	1225.0	V
V _S	High-Side Floating Offset Voltage	V _B -25	V _B +0.3	V
V _{HO}	High-Side Floating Output Voltage	V _S -0.3	V _B +0.3	V
V _{CC}	Low-Side Supply Voltage	-0.3	25	V
V _{LO}	Low-Side Floating Output Voltage	-0.3	V _{CC} +.0.3	V
V _{DD}	Logic Supply Voltage	V _{SS} -0.3 -0.3	V _{SS} +25 25	V
V _{SS}	Logic GND	V _{DD} -25	V _{DD} +0.3	V
V _{IN}	Logic Input Voltage (HIN, LIN and SD)	V _{SS} + V _{DD} -25.3 -0.3	V _{DD} +0.3 25	V
dV _S /dt	Allowable Offset Voltage Slew Rate	-	±50	V/ns
P _D (Note 2, 3, 4)	Power Dissipation	-	1.3	W
θ_{JA}	Thermal Resistance	-	95	°C/W
TJ	Junction Temperature	-	150	°C
T _{STG}	Storage Temperature	-55	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 3. RECOMMENDED OPERATING CONDITIONS (All voltage parameters are referenced to COM unless otherwise stated in the table)

Symbol	Parameter	Min	Max	Unit
V _B	High-Side Floating Supply Voltage	V _S + 12	V _S + 20	V
V _S	High-Side Floating Supply Offset Voltage (Note 6)	8 – V _{CC}	1200	V
V _{HO}	High-Side (HO) Output Voltage	V _S	V _B	V
V _{CC}	Low-Side Supply Voltage	12	20	V
V_{LO}	Low-Side (LO) Output Voltage	0	V _{CC}	V
V _{DD}	Logic Supply Voltage	V _{SS} + 3 0	V _{SS} + 20 20	V
V _{SS}	Logic Ground (Note 5)	-10	10	V
V _{IN}	Logic Input Voltage (HIN, LIN, SD)	V _{SS} + V _{DD} - 20 0	V _{DD} 20	V
TJ	Junction Temperature	-40	+125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. 5. When V_{DD} < 10 V, the minimum V_{SS} offset is limited to $-V_{DD}$.

^{2.} Mounted on 76.2 x 114.3 x 1.6 mm PCB (FR-4 glass epoxy material).

Refer to the following standards:

JESD51-2: Integral circuit's thermal test method environmental conditions, natural convection; JESD51-3: Low effective thermal conductivity test board for leaded surface-mount packages.

^{4.} Do not exceed maximum power dissipation (P_D) under any circumstances.

^{6.} Referenced to $T_J = 25^{\circ}C$.

Table 4. STATIC ELECTRICAL CHARACTERISTICS $(V_{BIAS}, V_{CC}, V_{BS}, V_{DD}) = 15.0 \text{ V}$, $V_{J} = 25^{\circ}\text{C}$, unless otherwise specified. The V_{IH} , V_{IL} and V_{IH} parameters are referenced to V_{SS} and are applicable to respective input leads: HIN, LIN and SD. The V_{O} and V_{O} parameters are referenced to V_{SS} and COM and are applicable to the respective output leads: HO and LO. The V_{DDUV} parameters are referenced to V_{SS} , V_{OD} , V_{OD

IQCC Quies IQDD Quies IPCC Opera IPDD Opera ISD Shutc VCCUV+ VCC S Nega VCCUV- VCC S Nega VCCUVH VCC S IQBS Quies IPBS Opera VBSUV+ VBS S Positi	Parameter R SUPPLY SECTION scent V _{CC} Supply Current scent V _{DD} Supply Current ating V _{CC} Supply Current ating V _{DD} Supply Current down Supply Current Supply Under-Voltage ive-Going Threshold Voltage Supply Under-Voltage tive-Going Threshold Voltage Supply Under-Voltage Lockout eresis Voltage SUPPLY SECTION Scent V _{BS} Supply Current ating V _{BS} Supply Current	$\begin{tabular}{c} \textbf{Conditions} \\ \hline $V_{IN} = 0 \ V \ or \ V_{DD}$ \\ \hline $V_{IN} = 0 \ V \ or \ V_{DD}$ \\ \hline $I_{IN} = 20 \ kHz, \ rms \ V_{IN} = 15 \ V_{PP}$ \\ \hline $f_{IN} = 20 \ kHz, \ rms \ V_{IN} = 15 \ V_{PP}$ \\ \hline $S_D = V_{DD}$ \\ \hline $V_{CC} = Sweep$ \\ \hline $V_{CC} = Sweep$ \\ \hline $V_{CC} = Sweep$ \\ \hline $V_{IN} = 0 \ V \ or \ V_{DD}$ \\ \hline \end{tabular}$	Min - - - - -	170 - 650 2 30 11.0 10.5	300 10 950 - 50 12 11.4	Units μΑ μΑ μΑ μΑ
IQCC Quies IQDD Quies IPCC Opera IPDD Opera ISD Shutc VCCUV+ VCC S Nega VCCUVH VCC S Hyste BOOTSTRAPPED IQBS Quies IPBS Opera VBSUV+ VBS S Positi	scent V _{CC} Supply Current scent V _{DD} Supply Current ating V _{CC} Supply Current ating V _{DD} Supply Current down Supply Current Supply Under-Voltage ive-Going Threshold Voltage Supply Under-Voltage tive-Going Threshold Voltage Supply Under-Voltage Lockout eresis Voltage SUPPLY SECTION scent V _{BS} Supply Current	V_{IN} = 0 V or V_{DD} f_{IN} = 20 kHz, rms V_{IN} = 15 V_{PP} f_{IN} = 20 kHz, rms V_{IN} = 15 V_{PP} S_D = V_{DD} V_{CC} = Sweep V_{CC} = Sweep	- - - - 9.7	- 650 2 30 11.0	10 950 - 50 12 11.4	μΑ μΑ μΑ μΑ V
IQDD Quies IPCC Opera IPDD Opera ISD Shutc VCCUV+ VCC S Positi VCCUV- VCC S Nega VCCUVH VCC S Hyste BOOTSTRAPPED IQBS Quies IPBS Opera VBSUV+ VBS S Positi	ating V _{CC} Supply Current ating V _{CC} Supply Current ating V _{DD} Supply Current down Supply Current Supply Under-Voltage ive-Going Threshold Voltage Supply Under-Voltage titive-Going Threshold Voltage Supply Under-Voltage Lockout eresis Voltage SUPPLY SECTION scent V _{BS} Supply Current	V_{IN} = 0 V or V_{DD} f_{IN} = 20 kHz, rms V_{IN} = 15 V_{PP} f_{IN} = 20 kHz, rms V_{IN} = 15 V_{PP} S_D = V_{DD} V_{CC} = Sweep V_{CC} = Sweep	- - - - 9.7	- 650 2 30 11.0	10 950 - 50 12 11.4	μΑ μΑ μΑ μΑ V
IPCC Opera IPDD Opera ISD Shutc VCCUV+ VCC S Positi VCCUV- VCC S Nega VCCUVH VCC S Hyste BOOTSTRAPPED IQBS Quies IPBS Opera VBSUV+ VBS S Positi	ating V _{CC} Supply Current ating V _{DD} Supply Current down Supply Current Supply Under-Voltage ive-Going Threshold Voltage Supply Under-Voltage tive-Going Threshold Voltage Supply Under-Voltage Lockout eresis Voltage Supply Section scent V _{BS} Supply Current	$f_{IN} = 20 \text{ kHz, rms } V_{IN} = 15 \text{ V}_{PP}$ $f_{IN} = 20 \text{ kHz, rms } V_{IN} = 15 \text{ V}_{PP}$ $S_D = V_{DD}$ $V_{CC} = Sweep$ $V_{CC} = Sweep$ $V_{CC} = Sweep$	9.7	2 30 11.0	950 - 50 12 11.4	μΑ μΑ μΑ V
I _{PDD} Opera I _{SD} Shutc V _{CCUV+} V _{CC} S Positi V _{CCUV-} V _{CC} S Nega V _{CCUVH} V _{CC} S Hyste BOOTSTRAPPED I _{QBS} Quies I _{PBS} Opera V _{BSUV+} V _{BS} S Positi	ating V _{DD} Supply Current down Supply Current Supply Under-Voltage ive-Going Threshold Voltage Supply Under-Voltage titive-Going Threshold Voltage Supply Under-Voltage Lockout eresis Voltage SUPPLY SECTION scent V _{BS} Supply Current	$\begin{split} f_{IN} &= 20 \text{ kHz, rms V}_{IN} = 15 \text{ V}_{PP} \\ S_D &= \text{V}_{DD} \\ V_{CC} &= \text{Sweep} \\ \\ V_{CC} &= \text{Sweep} \\ \\ V_{CC} &= \text{Sweep} \end{split}$	9.7	2 30 11.0	- 50 12 11.4	μΑ μΑ V
ISD Shute VCCUV+ VCC SPositi VCCUV- VCC SNega VCCUVH VCC SHyste BOOTSTRAPPED IQBS Quies IPBS Opera VBSUV+ VBS SPOsiti	down Supply Current Supply Under-Voltage ive-Going Threshold Voltage Supply Under-Voltage titve-Going Threshold Voltage Supply Under-Voltage Lockout eresis Voltage SUPPLY SECTION scent V _{BS} Supply Current	$S_D = V_{DD}$ $V_{CC} = Sweep$ $V_{CC} = Sweep$ $V_{CC} = Sweep$	9.7	30 11.0 10.5	12	μA V
VCCUV+ VCC SPositi VCCUV- VCC SNega VCCUVH VCC SHyste BOOTSTRAPPED IQBS Quies IPBS Opera VBSUV+ VBS SPOsiti	Supply Under-Voltage ive-Going Threshold Voltage Supply Under-Voltage titive-Going Threshold Voltage Supply Under-Voltage Lockout eresis Voltage SUPPLY SECTION scent V _{BS} Supply Current	V _{CC} = Sweep V _{CC} = Sweep V _{CC} = Sweep	9.7	11.0	12	V
VCCUV- VCC SNega VCCUVH VCC SHyste BOOTSTRAPPED I_QBS Quies I_PBS Opera VBSUV+ VBS SPositi	ive-Going Threshold Voltage Supply Under-Voltage titive-Going Threshold Voltage Supply Under-Voltage Lockout eresis Voltage SUPPLY SECTION scent V _{BS} Supply Current	V _{CC} = Sweep V _{CC} = Sweep	9.2	10.5	11.4	V
Nega VCCUVH VCC S Hyste BOOTSTRAPPED IQBS Quies IPBS Opera VBSUV+ VBS S Positi	scent V _{BS} Supply Current	V _{CC} = Sweep				
BOOTSTRAPPED I _{QBS} Quies I _{PBS} Opera V _{BSUV+} V _{BS} S Positi	SUPPLY SECTION scent V _{BS} Supply Current		_	0.5	-	\/
I _{QBS} Quies I _{PBS} Opera V _{BSUV+} V _{BS} S Positi	scent V _{BS} Supply Current	V _{IN} = 0 V or V _{DD}	•			'
I _{PBS} Opera V _{BSUV+} V _{BS} S Positi		$V_{IN} = 0 \text{ V or } V_{DD}$				
V _{BSUV+} V _{BS} §	ating V _{BS} Supply Current	11N DD	-	50	100	μΑ
Positi		f _{IN} = 20 kHz, rms value	_	550	850	μΑ
V _{RSUV} V _{RS} S	Supply Under-Voltage ive-Going Threshold Voltage	V _{BS} = Sweep	9.7	11.0	12.0	V
Nega	Supply Under-Voltage tive-Going Threshold Voltage	V _{BS} = Sweep	9.2	10.5	11.4	V
	Supply Under-Voltage Lockout eresis Voltage	V _{BS} = Sweep	-	0.5	-	V
I _{LK} Offse	t Supply Leakage Current	V _B = V _S = 1200 V (T _J = 25°C)	-	-	50	μΑ
		V _B = V _S = 1200 V (T _J = 125°C) (Note 7)	-	-	100	1
		V _B = V _S = 1100 V (T _J = -40°C) (Note 7)	_	-	100	1
INPUT LOGIC SEC	CTION (HIN.LIN AND AD)		<u> </u>	1		
V _{IH} Logic	: "1" Input Voltage	V _{DD} = 3 V	2.4	_	-	V
		V _{DD} = 15 V	9.5	_	_	1
V _{IL} Logic	: "0" Input Voltage	V _{DD} = 3 V	_	_	0.8	V
	1 3	V _{DD} = 15 V	_	_	6.0	1
I _{IN+} Logic	"1" Input bias Current	V _{IN} = 15 V	_	30	50	μΑ
114+	"0" Input bias Current	V _{IN} = 0 V	_	_	1	μA
	: Input Pull-down Resistance	- 114		500	_	kΩ
GATE DRIVER OU	<u>'</u>			1 300		1100
	-Level Output Voltage,	I _O = 0 A	-	_	1.2	٧
	Level Output Voltage, V _O	I _O = 0 A	_	_	0.1	V
<u> </u>	ut HIGH Short-Circuit Pulse	$V_O = 0 \text{ V}, V_{IN} = 5 \text{ V} \text{ with PW} \le 10 \mu\text{s}$	-	2.0	-	A
	ut LOW Short-Circuit Pulsed	$V_O = 15 \text{ V}, V_{IN} = 0 \text{ V} \text{ with PW} \le 10 \mu\text{s}$	-	3.0	-	Α
	rable Negative V _S Pin Voltage IN Signal Propagation to HO		-	-9.8	-7.0	V

^{7.} These parameters are guaranteed by design.

 $\textbf{Table 5. DYNAMIC ELECTRICAL CHARACTERISTICS} \ (V_{BIAS}(V_{CC},\ V_{BS},\ V_{DD}) = 15.0\ V,\ V_S = V_{SS} = COM,\ C_L = 1000\ pF \ and Compared to the property of the p$ $T_J = 25^{\circ}C$, unless otherwise specified.)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
LOW-SIDE	POWER SUPPLY SECTION		•	•	•	•
t _{ON}	Turn-On Propagation Delay	V _S = 0 V	-	500	_	ns
t _{OFF}	Turn-Off Propagation Delay	V _S = 0 V	-	550	-	ns
t _{FLTIN}	Input Filtering Time (HIN, LIN) (Note 8)		80	150	220	ns
t _{FLTSD}	Input Filtering Time (SD)		-	30	-	ns
t _{SD}	Shutdown Propagation Delay Time		260	330	400	ns
t _R	Turn-On Rise Time		-	25	_	ns
t _F	Turn-Off Fall Time		-	15	_	ns
DT	Dead Time		200	330	450	ns
MDT	Dead Time Matching (Note 9)		-	-	50	ns
MT	Delay Matching , HO & LO Turn-On/OFF (Note 10)		-	_	50	ns
PM	Output Pulse–Width Matching (Note 11)	PW _{IN} > 1 μs	-	50	100	ns

^{8.} The minimum width of the input pulse should exceed 500 ns to ensure the filtering time of the input filter is exceeded.

MDT is defined as | DT_{HO-LO}-DT_{LO-HO} | referenced to Figure 40.
 MT is defined as an absolute value of matching delay time between High-side and Low-Side.

^{11.} PM is defined as an absolute value of matching pulse-width between Input and Output.

TYPICAL CHARACTERISTICS








Figure 4. Turn-On Propagation Delay vs. Temperature

Figure 5. Turn-Off Propagation Delay vs. Temperature








Figure 7. Turn-Off Fall Time vs. Temperature




Figure 8. Turn-On Delay Matching vs. Temperature




Figure 9. Turn-Off Delay Matching vs. Temperature




Figure 10. Shutdown Propagation Delay vs. Temperature




Figure 11. Logic Input High Bias Current vs. Temperature




Figure 12. Quiescent V_{CC} Supply Current vs. Temperature




Figure 13. Quiescent V_{DD} Supply Current vs. Temperature




Figure 14. Quiescent V_{BS} Supply Current vs. Temperature






Figure 15. Operating V_{CC} Supply Current vs. Temperature



1000 800 600 400 200 -40 -20 0 20 40 60 80 100 120 Temperature [°C]

Figure 16. Operating V_{DD} Supply Current vs. Temperature

Figure 17. Operating V_{BS} Supply Current vs. Temperature







Figure 18. V_{CC} UVLO+ vs. Temperature

Figure 19. V_{CC} UVLO- vs. Temperature






Figure 20. V_{BS} UVLO+ vs. Temperature

Figure 21. V_{BS} UVLO- vs. Temperature

TYPICAL CHARACTERISTICS (continued)





Figure 22. High-Level Output Voltage vs. Temperature



60

80

120

100




Figure 24. Logic High Input Voltage vs. Temperature




Figure 25. Logic Low Input Voltage vs. Temperature




Figure 26. Allowable Negative V_S vs. Temperature




Figure 27. Input Logic (HIN&LIN) Threshold Voltage vs. V_{DD} Supply Voltage

Logic Threshold Voltage [V]




Figure 28. Allowable Negative V_S Voltage for HIN Signal Propagation to High Side vs. V_{CC} Supply Voltage




Figure 30. Turn-Off Propagation Delay vs. V_{DD} Supply Voltage




Figure 32. Shutdown Input Filtering Time vs. V_{DD} Supply Voltage




Figure 29. Turn-On Propagation Delay vs. V_{DD} Supply Voltage




Figure 31. Logic Input Filtering Time vs. V_{DD} Supply Voltage




Figure 33. Shutdown Propagation Delay vs. V_{DD} Supply Voltage




Figure 34. Dead Time vs. V_{DD} Supply Voltage




Figure 35. Dead-Time Matching vs. V_{DD} Supply Voltage




Figure 36. Output Pulse-Width Matching vs. V_{DD} Supply Voltage

SWITCHING TIME DEFINITIONS




Figure 37. Switching Time Test Circuit




Figure 38. Input/Output Timing Diagram




Figure 39. Switching Time Definition

SWITCHING TIME DEFINITIONS (continued)




Figure 40. Internal Dead Time Definition




Figure 41. Switching Time Waveform Definitions




Figure 42. Switching Time Definitions

APPLICATIONS INFORMATION

Dead Time

Dead time is automatically inserted whenever the dead time of the external two input signals (between HIN and LIN signals) is shorter than internal fixed dead times (DT1 and DT2). Otherwise, external dead times larger than internal dead times are not modified by the gate driver and internal dead–time waveform definition is shown in Figure 43.




Figure 43. Internal Dead-Time Definitions

Protection Function

Shoot-Through Protection

The shoot-through protection circuitry prevents both high- and low-side switches from conducting at the same time, as shown in Figure 44.




Figure 44. Shoot-Through Protection

Shutdown Input

When the SD pin is in LOW state, the gate driver operates normally. When a condition occurs that should shut down the gate driver, the SD pin should be HIGH. The Shutdown circuitry has an input filter; the minimum input duration is specified by t_{FLTIN} (typically 250 ns).




Figure 45. Output Shutdown Timing Waveform

Noise Filter

Input Noise Filter

Figure 46 shows the input noise filter method, which has symmetry duration between the input signal (t_{INPUT}) and the output signal (t_{OUTPUT}) and helps to reject noise spikes and short pulses. This input filter is applied to the HIN, LIN, and EN inputs. The upper pair of waveforms (Example A) shows an input signal duration (t_{INPUT}) much longer than input filter time (t_{FLTIN}); it is approximately the same duration between the input signal time (t_{INPUT}) and the output signal time (t_{OUTPUT}). The lower pair of waveforms (Example B) shows an input signal time (t_{INPUT}) slightly longer than input filter time (t_{FLTIN}); it is approximately the same duration between input signal time (t_{INPUT}) and the output signal time (t_{OUTPUT}).




Figure 46. Input Noise Filter Definition

Short-Pulsed Input Noise Rejection Method

The input filter circuitry provides protection against short–pulsed input signals (HIN, LIN, and SD) on the input signal lines by applied noise signal. If the input signal duration is less than input filter time (t_{FLTIN}), the output does not change states. Example A and B of the Figure 47 show the input and output waveforms with short–pulsed noise spikes with a duration less than input filter time; the output does not change states.




Figure 47. Noise Rejecting Input Filter Definition

Negative VS Transient

The bootstrap circuit has the advantage of being simple and low cost, but has some limitations. The biggest difficulty with this circuit is the negative voltage present at the emitter of the high-side switching device when high-side switch is turned-off in half-bridge application. If the high-side switch, Q1, turns-off while the load current is flowing to an inductive load, a current commutation occurs from high-side switch, Q1, to the diode, D2, in parallel with the low-side switch of the same inverter leg. Then the negative voltage present at the emitter of the high-side switching device, just before the freewheeling diode, D2, starts clamping, causes load current to suddenly flow to the low-side freewheeling diode, D2, as shown in Figure 48.




Figure 48. Half-Bridge Application Circuits

This negative voltage can be trouble for the gate driver's output stage, there is the possibility to develop an overvoltage condition of the bootstrap capacitor, input signal missing and latch-up problems because it directly affects the source VS pin of the gate driver, shown in Figure 49. This undershoot voltage is called "negative VS transient".




Figure 49. V_S Waveforms during Q1 Turn-Off

Figure 50 and Figure 51 show the commutation of the load current between high-side switch, Q1, and low-side freewheeling diode, D3, in same inverter leg. The parasitic inductances in the inverter circuit from the die wire bonding to the PCB tracks are jumped together in L_C and L_E for each IGBT. When the high-side switch, Q1, and low-side switch, Q4, are turned on, the V_{S1} node is below DC+ voltage by the voltage drops associated with the power switch and the parasitic inductances of the circuit due to load current is flows from Q1 and Q4, as shown in Figure 50. When the high-side switch, Q1, is turned off and Q4, remained turned on, the load current to flows the low-side freewheeling diode, D3, due to the inductive load connected to VS1 as shown in Figure 51. Q1 Turn-Off and D3 Conducting. The current flows from ground (which is connected to the COM pin of the gate driver) to the load and the negative voltage present at the emitter of the high-side switching device. In this case, the COM pin of the gate driver is at a higher potential than the V_S pin due to the voltage drops associated with freewheeling diode, D3, and parasitic elements, L_{C3} and L_{E3}.




Figure 50. Q1 and Q4 Turn-On




Figure 51. Q1 Turn-Off and D3 Conducting

The FAN73912 has a typical negative VS transient characteristics, as shown in Figure 52.




Figure 52. Negative V_S Transient Characteristic

Even though the FAN73912 has been shown able to handle these negative V_S transient conditions, it is strongly recommended that the circuit designer limit the negative V_S transient as much as possible by careful PCB layout to minimize the value of parasitic elements and component use. The amplitude of negative V_S voltage is proportional to the parasitic inductances and the turn–off speed, di/dt, of the switching device.

General Guidelines

Printed Circuit Board Layout

The layout recommended for minimized parasitic elements is as follows:

- Direct tracks between switches with no loops or deviation.
- Avoid interconnect links. These can add significant inductance.
- Reduce the effect of lead-inductance by lowering package height above the PCB.
- Consider co-locating both power switches to reduce track length.
- To minimize noise coupling, the ground plane should not be placed under or near the high-voltage floating side.
- To reduce the EM coupling and improve the power switch turn-on/off performance, the gate drive loops must be reduced as much as possible.

Placement of Components

The recommended placement and selection of component as follows:

Place a bypass capacitor between the V_{CC} and V_{SS} pins. A ceramic 1 μF capacitor is suitable for most applications. This component should be placed as close as possible to the pins to reduce parasitic elements.

- The bypass capacitor from V_{CC} to V_{SS} supports both the low-side driver and bootstrap capacitor recharge.
 A value at least ten times higher than the bootstrap capacitor is recommended.
- The bootstrap resistor, R_{BOOT} , must be considered in sizing the bootstrap resistance and the current developed during initial bootstrap charge. If the resistor is needed in series with the bootstrap diode, verify that V_B does not fall below COM (ground). Recommended use is typically $5 \sim 10~\Omega$ that increase the V_{BS} time constant. If the voltage drop of bootstrap resistor and diode is too high or the circuit topology does not allow a sufficient charging time, a fast recovery or ultra–fast recovery diode can be used.
- The bootstrap capacitor, C_{BOOT}, uses a low-ESR capacitor, such as ceramic capacitor. It is strongly


- recommended that the placement of components is as follows:
- Place components tied to the floating voltage pins (V_B and V_S) near the respective high-voltage portions of the device and the FAN73912. Not Connected (NC) pins in this package maximize the distance between the high-voltage and low-voltage pins (see Figure 3).
- Place and route for bypass capacitors and gate resistors as close as possible to gate drive IC.
- Locate the bootstrap diode, D_{BOOT}, as close as possible to bootstrap capacitor, C_{BOOT}.
- The bootstrap diode must use a lower forward voltage drop and minimal switching time as soon as possible for fast recovery or ultra-fast diode.






SOIC-16, 300 mils CASE 751BH ISSUE A


DATE 18 MAR 2009



SYMBOL	MIN	NOM	MAX
Α	2.36	2.49	2.64
A1	0.10		0.30
b	0.33	0.41	0.51
С	0.18	0.23	0.28
D	10.08	10.31	10.49
E	10.01	10.31	10.64
E1	7.39	7.49	7.59
е	1.27 BSC		
h	0.25		0.75
L	0.38	0.81	1.27
θ	0°		8°

TOP VIEW





SIDE VIEW

END VIEW

Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-013.

DOCUMENT NUMBER:	98AON34279E	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16, 300 MILS		PAGE 1 OF 1	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales