

# **MOSFET** – N-Channel, Shielded Gate POWERTRENCH®

100 V, 128 A, 4.5 m $\Omega$ 

# FDP4D5N10C, FDPF4D5N10C

# Description

This N-Channel MV MOSFET is produced using **onsemi**'s advanced PowerTrench process that incorporates Shielded Gate technology. This Process has been Optimized to minimize on-state resistance and yet maintain superior switching performance with best in class soft body diode.

#### **Features**

- Max  $R_{DS(on)} = 4.5 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 100 \text{ A}$
- Extremely Low Reverse Recovery Charge, Qrr
- 100% UIL Tested
- This Device is Pb-Free Halide, Free and RoHS Compliant.


# **Applications**

- Synchronous Rectification for ATX / Server / Telecom PSU
- Motor Drives and Uninterruptible Power Supplies
- Micro Solar Inverter





TO-220 CASE 221A TO-220 Fullpack, 3-Lead / TO-220F-3SG CASE 221AT



### **MARKING DIAGRAM**



FDPF4D5N10C,

FQD45N10C = Specific Device Code
A = Assembly Location
YWW = Date Code (Year and Week)
ZZ = Assembly Lot Code

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDPF4D5N10C	TO-220F (Pb-Free)	1000 Units / Tube
FDP4D5N10C	TO-220 (Pb-Free)	800 Units / Tube

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# FDP4D5N10C,

# **MOSFET MAXIMUM RATINGS** ( $T_C = 25^{\circ}C$ unless otherwise noted.)

		Ratings		
Symbol	Parameter	FDP4D5N10C	FDP4D5N10C FDPF4D5N10C	
$V_{DS}$	Drain to Source Voltage	100	100	V
$V_{GS}$	Gate to Source Voltage	±20	±20 ±20	
I <sub>D</sub>	Drain Current  - Continuous (T <sub>C</sub> = 25°C) (Note 3)  - Continuous (T <sub>C</sub> = 100°C) (Note 3)  - Pulsed (Note 1)	128* 91 512	128* 91 512	Α
E <sub>AS</sub>	Single Pulsed-Avalanche Energy (Note 2)	486		mJ
$P_{D}$	Power Dissipation (T <sub>C</sub> = 25°C)	150	37.5	W
	Power Dissipation (T <sub>A</sub> = 25°C)	2.4	2.4	
$T_J$ , $T_{STG}$	Operating and Storage Temperature Range	-55 to +175	-55 to +175	°C

# THERMAL CHARACTERISTICS

Symbol	Parameter	FDP4D5N10C	FDPF4D5N10C	Units
$R_{ heta JC}$	Thermal Resistance, Junction to Case	1.0	4.0	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	62.5	62.5	

# **ELECTRICAL CHARACTERISTICS** $(T_J = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit		
Off Characteristics								
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100	-	-	V		
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C	-	53	-	mV/°C		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V	-	-	1	μΑ		
		V <sub>DS</sub> = 80 V, T <sub>J</sub> = 150°C	_	-	500	μΑ		
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V	-	-	±100	nA		
On Charac	teristics	•	•		•			
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 310 \mu A$	2.0	3.2	4.0	V		
R <sub>DS(on)</sub>	Static Drain to Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 100 A	-	4.0	4.5	mΩ		
9FS	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 100 A	_	134	_	S		
Dynamic C	Characteristics							
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	3615	5065	pF		
C <sub>oss</sub>	Output Capacitance		-	2330	3265	pF		
C <sub>rss</sub>	Reverse Transfer Capacitance		-	18	35	pF		
$R_{g}$	Gate Resistance		0.1	1.1	2.2	S		
Switching	Characteristics							
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 50 \text{ V}, I_D = 100 \text{ A},$	-	29	47	ns		
t <sub>r</sub>	Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	-	49	79	ns		
t <sub>d(off)</sub>	Turn-Off Delay Time		-	41	66	ns		
t <sub>f</sub>	Fall Time		-	13	24	ns		
$Q_g$	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V	-	48	68	nC		
$Q_{gs}$	Gate to Source Gate Charge	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 100 A	-	19	_	nC		
Q <sub>gd</sub>	Gate to Drain "Miller" Charge		-	9	-	nC		
Q <sub>oss</sub>	Output Charge	V <sub>DD</sub> = 50 V, V <sub>GS</sub> = 0 V	-	150	_	nC		

<sup>\*</sup>Drain current limited by maximum junction temperature. Package limitation current is 120 A.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# FDP4D5N10C,

# ELECTRICAL CHARACTERISTICS (continued) (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit			
Drain-Sou	Drain-Source Diode Characteristics								
I <sub>S</sub>	Maximum Continuous Drain to Source Diode	e Forward Current	_	-	128	Α			
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current			-	512	Α			
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 100 A	-	1.0	1.3	V			
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, V_{DD} = 50 \text{ V},$	-	82	132	ns			
Q <sub>rr</sub>	Reverse Recovery Charge	I <sub>F</sub> = 100 A, dI <sub>F</sub> /dt = 100 A/μs	_	106	170	nC			
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, V <sub>DD</sub> = 50 V,	-	71	114	ns			
Q <sub>rr</sub>	Reverse Recovery Charge	I <sub>F</sub> = 100 A, dI <sub>F</sub> /dt = 300 A/μs	_	258	413	nC			

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Pulsed Id please refer to Figure "Forward Bias Safe Operating Area" for more details.
   E<sub>AS</sub> of 486 mJ is based on starting T<sub>J</sub> = 25°C, L = 3 mH, I<sub>AS</sub> = 18 A, V<sub>DD</sub> = 100 V, V<sub>GS</sub> = 10 V. 100% test at L = 0.1 mH, I<sub>AS</sub> = 58 A.
   Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

# TYPICAL CHARACTERISTICS (T<sub>.1</sub> = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage






Figure 5. Transfer Characteristics



V<sub>SD</sub>, Body Diode Forward Voltage (V)

Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# **TYPICAL CHARACTERISTICS** (CONTINUED) (T<sub>.J</sub> = 25°C unless otherwise noted)






Figure 11. Forward Bias Safe Operating

Area for FDP4D5N10C

Figure 12. Forward Bias Safe Operating

Area for FDPF4D5N10C

# TYPICAL CHARACTERISTICS (CONTINUED) (T, = 25°C unless otherwise noted)




Figure 13. Single Pulse Maximum Power Dissipation for FDP4D5N10C

Figure 14. Single Pulse Maximum Power Dissipation for FDPF4D5N10C




Figure 15. Junction-to-Case Transient Thermal Response Curve for FDP4D5N10C





Figure 16. Junction-to-Case Transient Thermal Response Curve for FDPF4D5N10C





**DATE 13 JAN 2022** 

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: INCHES
- 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.


#### 4. MAX WIDTH FOR F102 DEVICE = 1.35MM

	INCHES		MILLIMETERS	
DIM	MIN.	MAX.	MIN.	MAX.
Α	0.570	0.620	14.48	15.75
В	0.380	0.415	9.66	10.53
С	0.160	0.190	4.07	4.83
D	0.025	0.038	0.64	0.96
F	0.142	0.161	3.60	4.09
G	0.095	0.105	2.42	2.66
Н	0.110	0.161	2.80	4.10
J	0.014	0.024	0.36	0.61
К	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.41
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045		1.15	
Z		0.080		2.04


STYLE 1: PIN 1. 2. 3. 4.	COLLECTOR EMITTER	STYLE 2: PIN 1. 2. 3. 4.	BASE EMITTER COLLECTOR EMITTER	STYLE 3: PIN 1. 2. 3. 4.	ANODE	2. 3.	MAIN TERMINAL 1 MAIN TERMINAL 2 GATE MAIN TERMINAL 2
	GATE DRAIN SOURCE DRAIN	3.	ANODE CATHODE ANODE CATHODE	STYLE 7: PIN 1. 2. 3. 4.	ANODE	2. 3.	CATHODE ANODE EXTERNAL TRIP/DELA' ANODE
STYLE 9: PIN 1. 2. 3. 4.	GATE COLLECTOR EMITTER COLLECTOR			STYLE 11: PIN 1. 2. 3. 4.	DRAIN	STYLE 12: PIN 1. 2. 3. 4.	MAIN TERMINAL 1 MAIN TERMINAL 2 GATE NOT CONNECTED


DOCUMENT NUMBER:	98ASB42148B	Electronic versions are uncontrolled except when accessed directly from the Document Reprinted versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO-220		PAGE 1 OF 1	


onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



**DATE 19 JAN 2021** 







DIM	MIL	LIMITERS	
DIM	MIN	NDM	MAX
Α	4.50	4.70	4.90
A1	2.56	2.76	2.96
A2	2.34	2.54	2.74
b	0.70	0.80	0.90
b2	~	2	1.47
С	0.45	0.50	0.60
D	15.67	15.87	16.07
D1	15.60	15.80	16.00
E	9.96	10.16	10.36
е	2.34	2.54	2.74
F	~	0.84	*
H1	6.48	6.68	6.88
L	12.78	12.98	13.18
L1	3.03	3.23	3.43
ØΡ	2.98	3.18	3,38
ø P1	~	1.00	~
Q	3.20	3.30	3.40

# NOTES:

- A. DIMENSION AND TOLERANCE AS ASME Y14.5-2009
- B. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR PROTRUCSIONS.

C

C. OPTION 1 - WITH SUPPORT PIN HOLE

OPTION 2 - NO SUPPORT PIN HOLE

DOCUMENT NUMBER:	98AON67439E	Electronic versions are uncontrolled except when accessed directly from the Document Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TO-220 FULLPACK, 3-LE	TO-220 FULLPACK, 3-LEAD / TO-220F-3SG	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales