### **Motion SPM® 5 Series**

# FSB50325A, FSB50325AT, FSB50325AS

#### **General Description**

The FSB50325A/AT/AS is an advanced Motion SPM 5 module providing a fully-featured, high-performance inverter output stage for AC Induction, BLDC and PMSM motors. These modules integrate optimized gate drive of the built-in MOSFETs (FRFET® technology) to minimize EMI and losses, while also providing multiple on-module protection features including under-voltage lockouts and thermal monitoring. The built-in high-speed HVIC requires only a single supply voltage and translates the incoming logic-level gate inputs to the high-voltage, high-current drive signals required to properly drive the module's internal MOSFETs. Separate open-source MOSFET terminals are available for each phase to support the widest variety of control algorithms.

#### **Features**

- UL Certified No. E209204 (UL1557)
- 250 V  $R_{DS(on)}$  = 1.7  $\Omega$  (Max) FRFET MOSFET 3-Phase Inverter with Gate Drivers and Protection
- Built-in Bootstrap Diodes Simplify PCB Layout
- Separate Open-Source Pins from Low-Side MOSFETs for Three-Phase Current-Sensing
- Active-HIGH Interface, Works with 3.3 / 5 V Logic, Schmitt-trigger Input
- Optimized for Low Electromagnetic Interference
- HVIC Temperature-Sensing Built-in for Temperature Monitoring
- HVIC for Gate Driving and Under-Voltage Protection
- Isolation Rating: 1500 Vrms / 1 min.
- Moisture Sensitive Level (MSL) 3 FSB50325AS
- These Devices are Pb-Free and are RoHS Compliant

#### **Applications**

• 3-Phase Inverter Driver for Small Power AC Motor Drives

#### **Related Source**

- RD-FSB50450A Reference Design for Motion SPM 5 Series Ver.2
- <u>AN-9082</u> Motion SPM5 Series Thermal Performance by Contact Pressure
- AN-9080 User's Guide for Motion SPM 5 Series V2



#### ON Semiconductor®

www.onsemi.com

SPM5E - 023 / 23LD, PDD STD, FULL PACK, DIP TYPE CASE MODEJ



SPM5G - 023 / 23LD, PDD STD, FULL PACK, DOUBLE DIP TYPE (BSH) CASE MODEL



SPM5H - 023 / 23LD, PDD STD, SPM23 - BD (Ver1.5) SMD TYPE CASE MODEM



#### **MARKING DIAGRAM**

\$Y

FSB50325x &Z&K&E&E&E&3

\$Y = ON Semiconductor Logo

FSB50325x = Specific Device Code

(x = A, AT, AS)

&Z = Assembly Plant Code

&K = 2-Digits Lot Run Traceability Code

&E = Designate Space

&3 = 3-Digits Data Code Format

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

#### **ORDERING INFORMATION**

Device	Device Marking	Package	Shipping <sup>†</sup>
FSB50325A	FSB50325A	SPM5E-023 (Pb-Free)	270 / Tube
FSB50325AT	FSB50325AT	SPM5G-023 (Pb-Free)	180 / Tube
FSB50325AS	FSB50325AS	SPM5H-023 (Pb-Free)	450 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Rating	Unit
INVERTER	PART (each MOSFET unless otherwise specif	ied.)		•
$V_{DSS}$	Drain-Source Voltage of Each MOSFET		250	V
*I <sub>D 25</sub>	Each MOSFET Drain Current, Continuous	T <sub>C</sub> = 25°C	1.7	Α
*I <sub>D 80</sub>	Each MOSFET Drain Current, Continuous	T <sub>C</sub> = 80°C	1.3	Α
*I <sub>DP</sub>	Each MOSFET Drain Current, Peak	T <sub>C</sub> = 25°C, PW < 100 ms	4.4	Α
*I <sub>DRMS</sub>	Each MOSFET Drain Current, Rms	T <sub>C</sub> = 80°C, F <sub>PWM</sub> < 20 kHz	0.9	A <sub>rms</sub>
*P <sub>D</sub>	Maximum Power Dissipation	T <sub>C</sub> = 25°C, For Each MOSFET	12.3	W
CONTROL	PART (each HVIC unless otherwise specified.)			
V <sub>CC</sub>	Control Supply Voltage	Applied Between V <sub>CC</sub> and COM	20	V
V <sub>BS</sub>	High-side Bias Voltage	Applied Between V <sub>B</sub> and V <sub>S</sub>	20	V
V <sub>IN</sub>	Input Signal Voltage	Applied Between IN and COM	-0.3~V <sub>CC</sub> + 0.3	V
BOOTSTR	AP DIODE PART (each bootstrap diode unless	otherwise specified.)		
$V_{RRMB}$	Maximum Repetitive Reverse Voltage		250	V
* I <sub>FB</sub>	Forward Current	T <sub>C</sub> = 25°C	0.5	Α
* I <sub>FPB</sub>	Forward Current (Peak)	T <sub>C</sub> = 25°C, Under 1 ms Pulse Width	1.5	Α
THERMAL	RESISTANCE			
$R_{ heta JC}$	Junction to Case Thermal Resistance	Each MOSFET under Inverter Operating Condition (Note 1)	10.2	°C/W
TOTAL SYS	STEM			-
$T_J$	Operating Junction Temperature		-40~150	°C
T <sub>STG</sub>	Storage Temperature		-40~125	°C
V <sub>ISO</sub>	Isolation Voltage	60 Hz, Sinusoidal, 1 Minute, Connect Pins to Heat Sink Plate	1500	V <sub>rms</sub>

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

<sup>1.</sup> For the measurement point of case temperature  $T_{\mbox{\scriptsize C}}$ , please refer to Figure 4.

<sup>2.</sup> Marking " \* " is calculation value or design factor.

#### **PIN DESCRIPTION**

Pin No.	Pin Name	Description
1	COM	IC Common Supply Ground
2	V <sub>B(U)</sub>	Bias Voltage for U-Phase High-Side MOSFET Driving
3	V <sub>CC(U)</sub>	Bias Voltage for U-Phase IC and Low-Side MOSFET Driving
4	IN <sub>(UH)</sub>	Signal Input for U-Phase High-Side
5	IN <sub>(UL)</sub>	Signal Input for U-Phase Low-Side
6	N.C	No Connection
7	V <sub>B(V)</sub>	Bias Voltage for V-Phase High Side MOSFET Driving
8	V <sub>CC(V)</sub>	Bias Voltage for V-Phase IC and Low Side MOSFET Driving
9	IN <sub>(VH)</sub>	Signal Input for V-Phase High-Side
10	IN <sub>(VL)</sub>	Signal Input for V-Phase Low-Side
11	V <sub>TS</sub>	Output for HVIC Temperature Sensing
12	V <sub>B(W)</sub>	Bias Voltage for W-Phase High-Side MOSFET Driving
13	V <sub>CC(W)</sub>	Bias Voltage for W-Phase IC and Low-Side MOSFET Driving
14	IN <sub>(WH)</sub>	Signal Input for W-Phase High-Side
15	IN <sub>(WL)</sub>	Signal Input for W-Phase Low-Side
16	N.C	No Connection
17	Р	Positive DC-Link Input
18	U, V <sub>S(U)</sub>	Output for U-Phase & Bias Voltage Ground for High-Side MOSFET Driving
19	N <sub>U</sub>	Negative DC-Link Input for U-Phase
20	N <sub>V</sub>	Negative DC-Link Input for V-Phase
21	V, V <sub>S(V)</sub>	Output for V-Phase & Bias Voltage Ground for High-Side MOSFET Driving
22	N <sub>W</sub>	Negative DC-Link Input for W-Phase
23	W, V <sub>S(W)</sub>	Output for W Phase & Bias Voltage Ground for High-Side MOSFET Driving




Figure 1. Pin Configuration and Internal Block Diagram (Bottom View)

#### NOTE:

3. Source terminal of each low-side MOSFET is not connected to supply ground or bias voltage ground inside Motion SPM 5 product. External connections should be made as indicated in Figure 3.

Symbol	Parameter	Test Co	ndition	Min	Тур	Max	Unit
	R PART (each MOSFET unless otherwise	specified.)			,,,		1
BV <sub>DSS</sub>	Drain – Source Breakdown Voltage	V <sub>IN</sub> = 0 V, I <sub>D</sub> = 1 mA (No	ote 4)	250	_	_	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>IN</sub> = 0 V, V <sub>DS</sub> = 250 V		_	_	1	mA
R <sub>DS(on)</sub>	Static Drain – Source Turn-On Resistance	V <sub>CC</sub> = V <sub>BS</sub> = 15 V, V <sub>IN</sub> =	= 5 V, I <sub>D</sub> = 1.0 A	-	1.1	1.7	Ω
V <sub>SD</sub>	Drain - Source Diode Forward Voltage	$V_{CC} = V_{BS} = 15V, V_{IN} = 0 V, I_D = -1.0 A$		-	-	1.2	V
t <sub>ON</sub>	Switching Times	V <sub>IN</sub> = 0 V e 5 V, Inductive Load L = 3 mH High- and Low-Side MOSFET Switching (Note 5)		-	810	-	ns
t <sub>OFF</sub>				-	600	_	ns
t <sub>rr</sub>		(Note 5)	-	-	140	_	ns
E <sub>ON</sub>				-	40	_	mJ
E <sub>OFF</sub>				-	10	-	mJ
RBSOA	Reverse Bias Safe Operating Area	$V_{PN}$ = 200 V, $V_{CC}$ = $V_{BS}$ $V_{DS}$ = $BV_{DSS}$ , $T_{J}$ = 150 High- and Low-Side M (Note 6)	°C		Full S	quare	
CONTROL	PART (each HVIC unless otherwise spec	cified.)					
I <sub>QCC</sub>	Quiescent V <sub>CC</sub> Current	V <sub>CC</sub> = 15 V, V <sub>IN</sub> = 0 V	Applied Between V <sub>CC</sub> and COM	-	_	200	Α
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> Current	V <sub>BS</sub> = 15 V, V <sub>IN</sub> = 0V	Applied Between V <sub>B(U)</sub> – U, V <sub>B(V)</sub> – V, V <sub>B(W)</sub> – W	-	-	100	μΑ
U <sub>VCCD</sub>	Low-Side Under-Voltage Protection	V <sub>CC</sub> Under-Voltage Pro	tection Detection Level	7.4	8.0	9.4	V
U <sub>VCCR</sub>	(Figure 8)	V <sub>CC</sub> Under-Voltage Pro	tection Reset Level	8.0	8.9	9.8	V
U <sub>VBSD</sub>	High-Side Under-Voltage Protection	V <sub>BS</sub> Under-Voltage Pro	tection Detection Level	7.4	8.0	9.4	V
U <sub>VBSR</sub>	(Figure 9)	V <sub>BS</sub> Under-Voltage Pro	tection Reset Level	8.0	8.9	9.8	V
V <sub>TS</sub>	HVIC Temperature Sensing Voltage Output	V <sub>CC</sub> = 15 V, T <sub>HVIC</sub> = 25	°C (Note 7)	600	790	980	mV
V <sub>IH</sub>	ON Threshold Voltage	Logic HIGH Level	Applied between IN	-	-	2.9	V
V <sub>IL</sub>	OFF Threshold Voltage	Logic LOW Level	and COM	0.8	-	-	V
BOOTSTF	RAP DIODE PART (each bootstrap diode u	ınless otherwise specified	l.)				

	$V_{FB}$	Forward Voltage	I <sub>F</sub> = 0.1 A, T <sub>C</sub> = 25°C (Note 8)	ı	2.5	-	V
ĺ	trrB	Reverse Recovery Time	$I_F = 0.1 \text{ A}, T_C = 25^{\circ}\text{C}$	-	80	1	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 4. BV<sub>DSS</sub> is the absolute maximum voltage rating between drain and source terminal of each MOSFET inside Motion SPM 5 product. V<sub>PN</sub> should be sufficiently less than this value considering the effect of the stray inductance so that V<sub>PN</sub> should not exceed BV<sub>DSS</sub> in any case.
- ton and toff include the propagation delay of the internal drive IC. Listed values are measured at the laboratory test condition, and they can be different according to the field applications due to the effect of different printed circuit boards and wirings. Please see Figure 6 for the switching time definition with the switching test circuit of Figure 7.
- 6. The peak current and voltage of each MOSFET during the switching operation should be included in the Safe Operating Area (SOA). Please see Figure 7 for the RBSOA test circuit that is same as the switching test circuit.
- Vts is only for sensing-temperature of module and cannot shutdown MOSFETs automatically.
- 8. Built-in bootstrap diode includes around 15 Ω resistance characteristic. Please refer to Figure 2.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>PN</sub>	Supply Voltage	Applied Between P and N		150	200	V
V <sub>CC</sub>	Control Supply Voltage	Applied Between V <sub>CC</sub> and COM	13.5	15.0	16.5	V
$V_{BS}$	High-Side Bias Voltage	Applied Between V <sub>B</sub> and V <sub>S</sub>	13.5	15.0	16.5	V
V <sub>IN(ON)</sub>	Input ON Threshold Voltage	Applied Between IN and COM	3.0		$V_{CC}$	V
V <sub>IN(OFF)</sub>	Input OFF Threshold Voltage		0		0.6	V
t <sub>dead</sub>	Blanking Time for Preventing Arm-Short	$V_{CC} = V_{BS} = 13.5 \sim 16.5 \text{ V}, T_{J} \le 150 ^{\circ}\text{C}$	1.0			μs
f <sub>PWM</sub>	PWM Switching Frequency	$T_J \le 150^{\circ}C$		15		kHz

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.





Figure 2. Built-in Bootstrap Diode Characteristics (Typical)

These values depend on PWM control algorithm



HIN	LIN	Output	Note
0	0	Z	Both FRFET Off
0	1	0	Low side FRFET On
1	0	V <sub>DC</sub>	High side FRFET On
1	1	Forbidden	Shoot through
Open	Open	Z	Same as (0, 0)

Figure 3. Recommended MCU Interface and Bootstrap Circuit with Parameters

#### NOTES:

- 9. Parameters for bootstrap circuit elements are dependent on PWM algorithm. For 15 kHz of switching frequency, typical example of parameters is shown above.
- 10. RC-coupling (R<sub>5</sub> and C<sub>5</sub>) and C<sub>4</sub> at each input of Motion SPM 5 product and MCU (Indicated as Dotted Lines) may be used to prevent improper signal due to surge-noise.
- 11. Bold lines should be short and thick in PCB pattern to have small stray inductance of circuit, which results in the reduction of surge-voltage. Bypass capacitors such as C<sub>1</sub>, C<sub>2</sub> and C<sub>3</sub> should have good high-frequency characteristics to absorb high-frequency ripple-current.




Figure 4. Case Temperature Measurement

#### NOTE:

12. Attach the thermocouple on top of the heat–sink of SPM 5 package (between SPM 5 package and heatsink if applied) to get the correct temperature measurement.




Figure 5. Temperature Profile of V<sub>TS</sub> (Typical)




Figure 6. Switching Time Definitions




Figure 7. Switching and RBSOA (Single-pulse) Test Circuit (Low-side)




Figure 8. Under-Voltage Protection (Low-Side)




Figure 9. Under-Voltage Protection (High-Side)




Figure 10. Example of Application Circuit

#### NOTES:


- 13. About pin position, refer to Figure 1.
- 14. RC-coupling (R<sub>5</sub> and C<sub>5</sub>, R<sub>4</sub> and C<sub>6</sub>) and C<sub>4</sub> at each input of Motion SPM 5 product and MCU are useful to prevent improper input signal caused by surge-noise.
- 15. The voltage-drop across R<sub>3</sub> affects the low-side switching performance and the bootstrap characteristics since it is placed between COM and the source terminal of the low-side MOSFET. For this reason, the voltage-drop across R<sub>3</sub> should be less than 1 V in the steady-state.
- 16. Ground-wires and output terminals, should be thick and short in order to avoid surge-voltage and malfunction of HVIC.
- 17. All the filter capacitors should be connected close to Motion SPM 5 product, and they should have good characteristics for rejecting high-frequency ripple current.


SPM and FRFET are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.




#### SPM5E-023 / 23LD, PDD STD, FULL PACK, DIP TYPE **CASE MODEJ ISSUE O**


**DATE 31 JAN 2017** 







0.50±0.10 2X PIN19,20



NOTES: UNLESS OTHERWISE SPECIFIED A) THIS PACKAGE DOES NOT COMPLY TO ANY CURRENT PACKAGING STANDARD B) ALL DIMENSIONS ARE IN MILLIMETERS C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D) ( ) IS REFERENCE

DOCUMENT NUMBER:	98AON13543G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SPM5E-023 / 23LD. PDD S	TD. FULL PACK. DIP TYPE	PAGE 1 OF 1	


ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


0,60±0.10 5X


Max 1.00


## SPM5G-023 / 23LD, PDD STD, FULL PACK, DOUBLE DIP TYPE (BSH) CASE MODEL ISSUE O

**DATE 31 JAN 2017** 









NOTES: UNLESS OTHERWISE SPECIFIED

A) THIS PACKAGE DOES NOT COMPLY

TO ANY CURRENT PACKAGING STANDARD

B) ALL DIMENSIONS ARE IN MILLIMETERS

C) DIMENSIONS ARE EXCLUSIVE OF BURRS,

MOLD FLASH, AND TIE BAR EXTRUSIONS

D) ( ) IS REFERENCE

DOCUMENT NUMBER:	98AON13545G	Electronic versions are uncontrolle	•
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except	' '
NEW STANDARD:		"CONTROLLED COPY" in red.	
DESCRIPTION:	SPM5G-023 / 23LD, PDD STD, FULL PA	CK, DOUBLE DIP TYPE (BSH)	PAGE 1 OF 2

ON Semiconductor®	
-------------------	--



DOC	UMEI	n Tv	UMB	ER:
98AC	N135	545G	ì	

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM FAIRCHILD MOD23DF TO ON SEMICONDUCTOR. REQ. BY D. GASTELUM.	31 JAN 2017

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability, arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.





#### SPM5H-023 / 23LD, PDD STD, SPM23-BD (Ver1.5) SMD TYPE CASE MODEM ISSUE O


**DATE 31 JAN 2017** 

(2.50)

1.50±0.20








NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE DOES NOT COMPLY TO ANY CURRENT PACKAGING STANDARD
- B) ALL DIMENSIONS ARE IN MILLIMETERS
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D) ( ) IS REFERENCE



LAND PATTERN RECOMMENDATIONS

DOCUMENT NUMBER:	98AON13546G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SPM5H-023 / 23LD, PDD STD, SPM23-BD (Ver1.5) SMD TYPE		PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales