ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari

Electronic Volume for Car Audio Systems

Overview

The LV3313PM is an electronic volume IC that implements a rich set of audio control functions including input selection switching function, an input gain, volume, loudness, balance, fader, and bass/treble control.

Features

- Zero-cross switching circuits (Input gain control block and Volume control block) can switch signal detection location automatically.
- Zero-cross switching circuits (Input gain control block and Volume control block) and soft mute circuits used for low noise even when input signals are present.
- Low power consumption due to the use of BiMOS process.
- All functions are controlled using serial data (CCB*).

Functions

• Input selector :

Four input signals can be selected (three single-ended inputs and one differential input).

- Input gain control : The input signal can be amplified by 0 dB to +18 dB (1 dB steps).
 Loudness control :
- Taps are output starting at the -32 dB position of the ladder resistor and a loudness function implemented with external capacitor and resistor components.
- Volume control : +10 dB to -79 dB / $-\infty$ (1 dB steps) L/R independent control.
- Bass control : +12 dB to -12 dB in 2 dB steps
- Treble control : +12 dB to -12 dB in 2 dB steps
- Fader control :

The fader volume can be attenuations by one of 16 levels. Independent control each four channels. (A total of 16 settings with attenuations of 0 dB to -2 dB in 1 dB steps, -2 dB to -20 dB in 2 dB steps, and -30 dB, -45 dB, -60 dB and $-\infty$ dB settings.)

• Mute



ON Semiconductor®

www.onsemi.com



PQFP44 10x10 / QIP44M

* Computer Control Bus (CCB) is an ON Semiconductor's original bus format and the bus addresses are controlled by ON Semiconductor.

See detailed ordering and shipping information on page 19 of this data sheet.

Specifications Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	9.5	V
Maximum input voltage	V _{IN} max	All input pins	V _{SS} –0.3 to V _{DD}	V
Allowable power dissipation	Pd max	Ta \leq 85°C, when mounted on a printed circuit board *	600	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		–50 to +125	°C

Specified circuit board : $114.3 \times 76.1 \times 1.6$ mm : glass epoxy board

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Allowable Operating Ratings at Ta = 25°C, V_{SS} = 0 V

Parameter	Sympol	Conditions		Ratings		Unit
Farameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}	V _{DD}	7.0	8.0	9.0	V
High-level input voltage	VIH	CL, DI, CE	3.0		5.5	V
Low-level input voltage	VIL	CL, DI, CE	V _{SS}		1.0	V
Input voltage amplitude	VIN		V _{SS}		V _{DD}	Vp-р
Input pulse width	ΤφW	CL	1			μS
Setup time	Tsetup	CL, DI, CE	1			μS
Hold time	Thold	CL, DI, CE	1			μS
Operating frequency	fopg	CL			500	kHz
Rising time	tr	CL, DI, CE			0.1/fopg	s
Falling time	tf	1				

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Electrical Characteristics at Ta = 25°C, V_{DD} = 8 V, V_{SS} = 0 V

Parameter	Symbol	Conditions		Ratings		Unit
Farameter	Symbol	Conditions	min	typ	max	Unit
Input block						
Input resistance	Rin	L1-L3, R1-R3	35	50	65	kΩ
Minimum input gain	Gin min	L1-L3, R1-R3	-1.0	0	+1.0	dB
Maximum input gain	Gi max		+17	+18	+19	dB
Inter-step setting error	ATerr		-1.0		+1.0	dB
Left/Right balance	BAL		-0.5		+0.5	dB
Volume block	•	·				
Input resistance	Rvr	LVRIN, RVRIN	35	50	65	kΩ
Inter-step setting error	ATerr	+10 dB to -40 dB	-0.5		+0.5	dB
Left/Right balance	BAL		-0.5		+0.5	dB
Bass block	•					
Bass control range	Gb max	max. boost/cut	±10	±12	±14	dB
Inter-step setting error	ATerr	-10 dB to +10 dB	-0.5		+0.5	dB
Left/Right balance	BAL		-0.5		+0.5	dB
Treble block			•			
Treble control range	Gb max	max. boost/cut	±10	±12	±14	dB
Inter-step setting error	ATerr	-10 dB to +10 dB	-0.5		+0.5	dB
Left/Right balance	BAL		-0.5		+0.5	dB
Fader block	•					
Input resistance	Rfed		35	50	65	kΩ
Inter-step setting error	ATerr	0 dB to -2 dB	-0.5		+0.5	dB
		-4 dB to -20 dB	-1.0		+1.0	dB
		-30 dB	-2.0		+2.0	dB
		-45 dB	-3.0		+3.0	dB
Left/Right balance	BAL	0 dB to -30 dB	-0.5		+0.5	dB

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


Overall Characteristics at Ta = 25°C, V_{DD} = 8 V, V_{SS} = 0 V

Parameter	Cumbol	Conditions		Ratings		
Parameter	Symbol	Conditions	min	typ	max	Unit
A loss of insertion	ATT		-1.0		+1.0	dB
Total harmonic distortion	THD	V _{IN} = 1 Vrms, f = 1 kHz		0.004	0.01	%
Inter-input crosstalk	СТ	V _{IN} = 1 Vrms, f = 1 kHz	80	88		dB
Left/Right channel crosstalk	СТ	V _{IN} = 1 Vrms, f = 1 kHz	80	88		dB
Maximum attenuation	V _O min	V _{IN} = 1 Vrms, f = 1 kHz	80	88		dB
Output noise voltage	VN			10	25	μV
Current drain	IDD			16	23	mA
Input high-level current	Iн	CL, DI, CE, V _{IN} = 5.5 V			10	μA
Input low-level current	١ _١ ٢	CL, DI, CE, V _{IN} = 0 V	-10			μA
Maximum input voltage	VCL	THD = 1% RL = 10 kΩ all controls flat, f _{IN} = 1 kHz		2.2		Vrms
Common-mode rejection ratio	CMRR	V _{IN} = 1 Vrms, f = 1 kHz		50		dB

Package Dimensions unit : mm


PQFP44 10x10 / QIP44M


CASE 122BK ISSUE A




NOTE: The measurements are not to guarantee but for reference only.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.








Control System Timing and Data Format

The LV3313PM is controlled by applying the stipulated data to the CL, DI and CE pins. The data consists of a total of 104 bits, of which 8 bits are the device address, 96 bits are the control data.



Send to data

Address code	Data setting (96bit)	X
B0 to B3, A0 to A3	D0 to D95	

Address code

B0	B1	B2	B3	A0	A1	A2	A3
1	0	0	0	0	0	0	1

Data setting

Input switching control

D0	D1	D2	Operation
0	0	0	INIT
1	0	0	L1 (R1)
0	1	0	L2 (R2)
1	1	0	L3 (R3)
0	0	1	L4 (R4)

Input gain control

1 8					
D3	D4	D5	D6	D7	Lch
D8	D9	D10	D11	D12	Rch
0	0	0	0	0	0dB
1	0	0	0	0	+1dB
0	1	0	0	0	+2dB
1	1	0	0	0	+3dB
0	0	1	0	0	+4dB
1	0	1	0	0	+5dB
0	1	1	0	0	+6dB
1	1	1	0	0	+7dB
0	0	0	1	0	+8dB
1	0	0	1	0	+9dB
0	1	0	1	0	+10dB
1	1	0	1	0	+11dB
0	0	1	1	0	+12dB
1	0	1	1	0	+13dB
0	1	1	1	0	+14dB
1	1	1	1	0	+15dB
0	0	0	0	1	+16dB
1	0	0	0	1	+17dB
0	1	0	0	1	+18dB

Volume control (10 dB to -43 dB)

D13	D14	D15	D16	D17	D18	D19	D20	Lch
D21	D22	D23	D24	D25	D26	D27	D28	Rch
0	1	1	0	1	1	1	0	10dB
1	1	1	0	1	1	1	0	9dB
0	0	0	1	1	1	1	0	8dB
1	0	0	1	1	1	1	0	7dB
0	1	0	1	1	1	1	0	6dB
1	1	0	1	1	1	1	0	5dB
0	0	1	1	1	1	1	0	4dB
1	0	1	1	1	1	1	0	3dB
0	1	1	1	1	1	1	0	2dB
1	1	1	1	1	1	1	0	1dB
	0	0	0	0	0			0dB
0						0	0	
1	0	0	0	0	0	0	0	-1dB
0	1	0	0	0	0	0	0	-2dB
1	1	0	0	0	0	0	0	-3dB
0	0	1	0	0	0	0	0	-4dB
1	0	1	0	0	0	0	0	-5dB
0	1	1	0	0	0	0	0	-6dB
1	1	1	0	0	0	0	0	-7dB
0	0	0	1	0	0	0	0	-8dB
1	0	0	1	0	0	0	0	-9dB
0	1	0	1	0	0	0	0	-10dB
1	1	0	1	0	0	0	0	-11dB
0	0	1	1	0	0	0	0	-12dB
1	0	1	1	0	0	0	0	-13dB
0	1	1	1	0	0	0	0	-14dB
1	1	1	1	0	0	0	0	-15dB
0	0	0	0	1	0	0	0	-16dB
1	0	0	0	1	0	0	0	-17dB
0	1	0	0	1	0	0	0	-18dB
1	1	0	0	1	0	0	0	-19dB
0	0	1	0	1	0	0	0	-20dB
1	0	1	0	1	0	0	0	-21dB
0	1	1	0	1	0	0	0	-22dB
1	1	1	0	1	0	0	0	-23dB
0	0	0	1	1	0	0	0	-24dB
1	0	0	1	1	0	0	0	-25dB
0	1	0	1	1	0	0	0	-26dB
1	1	0	1	1	0	0	0	-20dB
0	0	1	1	1	0	0	0	-27dB
1	0	1	1	1	0	0	0	-200B
				1				
0	1	1	1		0	0	0	-30dB
1	1	1	1	1	0	0	0	-31dB
0	0	0	0	0	1	0	0	-32dB
1	0	0	0	0	1	0	0	-33dB
0	1	0	0	0	1	0	0	-34dB
1	1	0	0	0	1	0	0	-35dB
0	0	1	0	0	1	0	0	-36dB
1	0	1	0	0	1	0	0	-37dB
0	1	1	0	0	1	0	0	-38dB
1	1	1	0	0	1	0	0	-39dB
0	0	0	1	0	1	0	0	-40dB
1	0	0	1	0	1	0	0	-41dB
0	1	0	1	0	1	0	0	-42dB
1	1	0	1	0	1	0	0	-43dB

D13	D14	D15	D16	D17	D18	D19	D20	Lch
D21	D22	D23	D24	D25	D26	D27	D28	Rch
0	0	1	1	0	1	0	0	-44dB
1	0	1	1	0	1	0	0	-45dB
0	1	1	1	0	1	0	0	-46dB
1	1	1	1	0	1	0	0	-47dB
0	0	0	0	1	1	0	0	-48dB
1	0	0	0	1	1	0	0	-49dB
0	1	0	0	1	1	0	0	-50dB
1	1	0	0	1	1	0	0	-51dB
0	0	1	0	1	1	0	0	-52dB
1	0	1	0	1	1	0	0	-53dB
0	1	1	0	1	1	0	0	-54dB
1	1	1	0	1	1	0	0	-55dB
0	0	0	1	1	1	0	0	-56dB
1	0	0	1	1	1	0	0	-57dB
0	1	0	1	1	1	0	0	-58dB
1	1	0	1	1	1	0	0	-59dB
0	0	1	1	1	1	0	0	-60dB
1	0	1	1	1	1	0	0	-61dB
0	1	1	1	1	1	0	0	-62dB
1	1	1	1	1	1	0	0	-63dB
0	0	0	0	0	0	1	0	-64dB
1	0	0	0	0	0	1	0	-65dB
0	1	0	0	0	0	1	0	-66dB
1	1	0	0	0	0	1	0	-67dB
0	0	1	0	0	0	1	0	-68dB
1	0	1	0	0	0	1	0	-69dB
0	1	1	0	0	0	1	0	-70dB
1	1	1	0	0	0	1	0	-71dB
0	0	0	1	0	0	1	0	-72dB
1	0	0	1	0	0	1	0	-73dB
0	1	0	1	0	0	1	0	-74dB
1	1	0	1	0	0	1	0	-75dB
0	0	1	1	0	0	1	0	-76dB
1	0	1	1	0	0	1	0	-77dB
0	1	1	1	0	0	1	0	-78dB
1	1	1	1	0	0	1	0	-79dB
0	0	0	0	1	0	1	0	-∞

Volume control (-44 dB to $-\infty$)

Tone block

Treble

GAIN	D29	D30	D31	D32	Lch
	D33	D34	D35	D36	Rch
	0	1	1	1	+12dB
	1	0	1	1	+10dB
	0	0	1	1	+8dB
	1	1	0	1	+6dB
	0	1	0	1	+4dB
	1	0	0	1	+2dB
	0	0	0	0	0dB
	1	0	0	0	-2dB
	0	1	0	0	-4dB
	1	1	0	0	-6dB
	0	0	1	0	-8dB
	1	0	1	0	-10dB
	0	1	1	0	-12dB

Bass

GAIN	D37	D38	D39	D40	Lch
	D41	D42	D43	D44	Rch
	0	1	1	1	+12dB
	1	0	1	1	+10dB
	0	0	1	1	+8dB
	1	1	0	1	+6dB
	0	1	0	1	+4dB
	1	0	0	1	+2dB
	0	0	0	0	0dB
	1	0	0	0	-2dB
	0	1	0	0	-4dB
	1	1	0	0	-6dB
	0	0	1	0	-8dB
	1	0	1	0	-10dB
	0	1	1	0	-12dB

Fader b	lock
---------	------

D45	D46	D47	D48	D49	D50	LFOUT
D51	D52	D53	D54	D55	D56	LROUT
D57	D58	D59	D60	D61	D62	RFOUT
D63	D64	D65	D66	D67	D68	RROUT
0	0	0	0	0	0	0dB
1	0	0	0	0	0	-1dB
0	1	0	0	0	0	-2dB
1	1	0	0	0	0	-4dB
0	0	1	0	0	0	-6dB
1	0	1	0	0	0	-8dB
0	1	1	0	0	0	-10dB
1	1	1	0	0	0	-12dB
0	0	0	1	0	0	-14dB
1	0	0	1	0	0	-16dB
0	1	0	1	0	0	-18dB
1	1	0	1	0	0	-20dB
0	0	1	1	0	0	-30dB
1	0	1	1	0	0	-45dB
0	1	1	1	0	0	-60dB
1	1	1	1	0	0	-∞-

Loudness control

D69	Operation
0	off
1	on

Zero cross control

D70	Operation
0	off
1	on

Zero cross signal detection block control

D71	Operation
0	Input gain
1	Volume

D72	Operation
0	Manual detection
1	Automatic detection

D73	D74
0	0

Zero-cross signal detection timer overflow settings

D75	D76	Operation
0	0	Timer time 10 ms
1	0	Timer time 20 ms
0	1	Timer time 40 ms
1	1	Timer time 80 ms

Soft mute control

D77	Operation
0	Soft mute mode off
1	Soft mute mode on

D78	Operation
0	mute set off
1	mute set on

D79	D80	Operation
0	0	normal mode
1	0	test mode

Soft mute settling time select control

D81	D82	Operation
0	0	mute time 0.64 ms
1	0	mute time 5.12 ms
0	1	mute time 40 ms
1	1	mute time 80 ms

D83	D84	D85	D86	D87
0	0	0	0	0

Test mode block

D88	D89	D90	D91	D92	D93	D94	D95
0	0	0	0	0	0	0	0

Din No	Din nomo	Function	Equivalant Circuit
	Pin name	Function	Equivalent Circuit
36 L1	1	Single end input pins.	\/
35 L2			
34 L3			
42 R	:1		
43 R	2		
44 R	.3		
			6 6
			LVref
			RVref
33 L4	4M	Differential input pins.	_Ŷ V _{DD}
32 L4	4P		<u>↓</u> •DD
	R4M		
2 R4	R4P		▲ 4-
			°∧DD ↓+
			★ ≩
			RVref
31 LS	SELO	Input selector output pins.	
	SELO		γVDD
	JELO		•
			2
			Ι
	VRIN	Main volume input pins.	° ∧DD
4 R'	RVRIN		
			· · · · · · · · · · · · · · · · · · ·
			LVref
			RVref
29 LO	СТ	Loudness function pins.	\/
	RCT	· ·	°_∩DD
			A
			↓
			<i>₩</i> 1
			X
			Т
	VROUT	Tone output pins.	
24 L\	VIXOUT		
			°V _{DD}
	VROUT		VDD
10 R'	RVROUT		
10 R ¹	FIN	Fader block input pins.	
10 R ¹	FIN	Fader block input pins.	
10 R ¹	RVROUT		
10 R ¹	FIN	Fader block input pins.	
10 R ¹	FIN	Fader block input pins.	
10 R ¹	FIN	Fader block input pins.	↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
10 R ¹ 23 LF 11 RI	RVROUT FIN RFIN	Fader block input pins. Drive at low impedance.	VDD
10 R ¹ 23 LF 11 RI 22 LF	FIN RFIN FOUT	Fader block input pins. Drive at low impedance. Fader output pins.Attenuation is possible	VDD VDD
10 R ¹	FIN FIN FIN FOUT ROUT	Fader block input pins. Drive at low impedance.	VDD
10 R ¹	FIN FIN FIN FOUT ROUT ROUT	Fader block input pins. Drive at low impedance. Fader output pins.Attenuation is possible	VDD
10 R ¹	FIN FIN FIN FOUT ROUT ROUT	Fader block input pins. Drive at low impedance. Fader output pins.Attenuation is possible	VDD
10 R ¹	FIN FIN FIN FOUT ROUT	Fader block input pins. Drive at low impedance. Fader output pins.Attenuation is possible	VDD VDD VDD
10 R ¹	FIN FIN FIN FOUT ROUT ROUT	Fader block input pins. Drive at low impedance. Fader output pins.Attenuation is possible	VDD
10 R ¹	FIN FIN FIN FOUT ROUT ROUT	Fader block input pins. Drive at low impedance. Fader output pins.Attenuation is possible	vV _{DD} vV _{DD} vV _{DD} vV _{DD}
10 R ¹	FIN FIN FIN FOUT ROUT ROUT	Fader block input pins. Drive at low impedance. Fader output pins.Attenuation is possible	vVDD vVDD vVDD vVDD vVDD vDD
10 R ¹	FIN FIN FIN FOUT ROUT ROUT	Fader block input pins. Drive at low impedance. Fader output pins.Attenuation is possible	VDD VDD

Continued on next page.

Pin No.	preceding page. Pin name	Function	Equivalent Circuit
41	Vref	Connect a capacitor of a few tens of uF between Vref and AV_{SS} (V_{SS}) as a 0.55 × V_{DD} voltage generator, current ripple countermeasure.	LVref RVref
15	VREG	Internal logic voltage pin.	VDD
37	V _{DD}	Power supply pin.	
20	AV _{SS}	Ground pin.	
38	MUTE	External muting control pin. Setting this pin to V_{SS} level sets forcibly fader volume block to $-\infty$ level.	
27 26 25 7 8 9	LF1C1 LF1C2 LF1C3 RF1C1 RF1C2 RF1C3	Capacitor connection pins for configuring equalizer bass band filter. Connect a capacitor between LF1C1 (RF1C1) and LF1C2 (RF1C2), and between LF1C2 (RF1C2) and LF1C3 (RF1C3).	F1C1 F1C2 F1C2 F1C2 F1C2 F1C2 F1C2 F1C2 F1C2 F1C2 F1C3
28 6	LF3C1 RF3C1	Capacitor connection pins for configuring equalizer treble band filter. Connect a high band compensation capacitor between LF3C1 (RF3C1) and V _{SS} .	F3C1
17	CL	Input pin for serial data and clock used	\/ °
<u>18</u> 19	DI CE	for control. Chip enable pin.Data is written to the internal latch and the analog switches are operated when the level changes from High to Low. Data transfer is enabled when the level is High.	

Continued on next page.

Pin No.	Pin name	Function	Equivalent Circuit
39	TEST	IC test pin.	
		Normally this pin is OPEN.	
14	DVSS	Logic system ground pin.	
16	OSC	External oscillat input pin. Normally this pin is OPEN.	° ^V DD ▲
40	РН	Automatic zero cross detection pin.	VDD


Usage Cautions

(1) Data Transmission at power on

- The status of internal analog switches is unstable at power on. Therefore, perform muting or some other countermeasure until the data has been set.
- At power on, initial setting data must be sent once in order to stabilize the bias of each block in a short time.

(2) Description of zero cross switching circuit operation

The LV3313PM have a function to switch zero cross comparator signal detection locations, enabling the selection of the optimum detection location for blocks whose data is to be updated.Basically, the switching noise can be minimized by inputting the signal immediately following the block whose data is to be updated to the zero cross comparator, so it is necessary to switch the detection location every time.



LV3313PM zero cross detection circuit


(3) Zero Cross Switching Control method

The zero cross switching control method consists of setting the zero cross control bits to the zero cross detection mode, and specifying the detection blocks before transmitting the data. These control bits are latched immediately following data transfer, that is to say beforehand in sync with the falling edge of CE, so when updating data of volumes, etc., it is possible to perform mode setting and zero cross switching with one data transfer.

(4) Soft mute operation

The LV3313PM have a soft mute function for low switching noise, when this mute function set operation. (mute/unmute function select)

The Soft mute time can be selected by send to CCB control. (0.6 ms, 5 ms, 40 ms, 80 ms) A soft mute function can be implemented by set to soft mute on. (Set to mute on/off)



ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LV3313PM-TLM-E	PQFP44 10x10 / QIP44M (Pb-Free)	1000 / Tape & Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub_link/Collateral/BRD8011-D.PDF

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor makes no warranty, representation or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor products are not designed, intended, or authorized for unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the essing into a foreign jurisdiction. Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or