# onsemi

# 1-of-8 Decoder/ Demultiplexer

# High-Performance Silicon-Gate CMOS

# **MC74HC238A**


The MC74HC238A is identical in pinout to the LS238. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC238A decodes a three-bit Address to one-of-eight active-high outputs. This device features three Chip Select inputs, two active-low and one active-high to facilitate the demultiplexing, cascading, and chip-selecting functions. The demultiplexing function is accomplished by using the Address inputs to select the desired device output; one of the Chip Selects is used as a data input while the other Chip Selects are held in their active states.

# Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 V to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 100 FETs or 29 Equivalent Gates
- -Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These are Pb-Free Devices\*

\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




# **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.

1

A0 -

A0 [	1•	16	v <sub>cc</sub>
A1 [	2	15	] Y0
A2 [		14	] Y1
CS2 [	4	13	] Y2
сѕз 🛛	5	12	] Y3
CS1 [	6	11	] Y4
Y7 [	7	10	] Y5
GND [	8	9	] Y6
			•





14 Y1 ADDRESS 2 13 Y2 INPUTS A1 12 Y3 3 A2 -ACTIVE-HIGH OUTPUTS <u>11</u> Y4 10 Y5 9 Y6 7 · Y7 6 CS1 PIN 16 = V<sub>CC</sub> PIN 8 = GND CHIP-4 SELECT CS2 · INPUTS 5 CS3 ·

15

• Y0

Figure 2. Logic Diagram

# TRUTH TABLE

		Inp	uts						Out	puts			
CS3	CS2	CS1	A0	A1	A2	Y0	Y1	Y2	Y3	Y4	Y5	Y6	¥7
Н	Х	х	х	х	х	L	L	L	L	L	L	L	L
Х	Н	х	Х	Х	х	L	L	L	L	L	L	L	L
Х	Х	L	х	х	х	L	L	L	L	L	L	L	L
L	L	Н	L	L	L	Н	L	L	L	L	L	L	L
L	L	Н	Н	L	L	L	Н	L	L	L	L	L	L
L	L	Н	L	н	L	L	L	Н	L	L	L	L	L
L	L	Н	Н	Н	L	L	L	L	Н	L	L	L	L
L	L	Н	L	L	Н	L	L	L	L	Н	L	L	L
L	L	Н	Н	L	Н	L	L	L	L	L	Н	L	L
L	L	Н	L	Н	Н	L	L	L	L	L	L	Н	L
L	L	Н	Н	Н	Н	L	L	L	L	L	L	L	Н

# **MAXIMUM RATINGS**

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	DC Supply Voltage		–0.5 to +6.5	V
V <sub>IN</sub>	DC Input Voltage		–0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage		–0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Diode Current, per Pin		±20	mA
I <sub>OUT</sub>	DC Input Diode Current, Per Pin		±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins		±50	mA
I <sub>IK</sub>	Input Clamp Current (V <sub>IN</sub> < 0 or V <sub>IN</sub> > V <sub>CC</sub> )		±20	mA
I <sub>ОК</sub>	Output Clamp Current (V <sub>OUT</sub> < 0 or V <sub>OUT</sub> > V <sub>CC</sub> )		±20	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 secs		260	°C
TJ	Junction Temperature Under Bias		+150	°C
$\theta_{JA}$	Thermal Resistance (Note 1)	SOIC-16 QFN16 TSSOP-16	126 118 159	°C/W
PD	Power Dissipation in Still Air at 25°C	SOIC-16 QFN16 TSSOP-16	995 1062 787	mW
MSL	Moisture Sensitivity		Level 1	-
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
$V_{ESD}$	ESD Withstand Voltage (Note 2)	Human Body Model Charged Device Model	2000 N/A	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 Measured with minimum pad spacing on an FR4 board, using 76mm-by-114mm, 2-ounce copper trace no air flow per JESD51-7.
 HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage	2.0	6.0	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Note 3)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	0 0 0	1000 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

### DC ELECTRICAL CHARACTERISTICS

			v <sub>cc</sub>	Guara			
Symbol	Parameter	Test Conditions	V	–55°C to 25°C	≤ <b>85°C</b>	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High–Level Input Voltage	$ \begin{aligned} V_{out} &= 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  &\leq 20 \ \mu\text{A} \end{aligned} $	2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage	$ \begin{array}{l} V_{out} = 0.1 \ V \ or \ V_{CC} - 0.1 \ V \\  I_{out}  \ \leq \ 20 \ \mu A \end{array} $	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
V <sub>OH</sub>	Minimum High–Level Output Voltage	$ \begin{aligned} V_{in} &= V_{IH} \text{ or } V_{IL} \\  I_{out}  &\leq 20 \ \mu A \end{aligned} $	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$\label{eq:Vin} \begin{array}{ c c } V_{in} = V_{IH} \text{ or } V_{IL} &  I_{out}  \leq 2.4 \text{ mA} \\ &  I_{out}  \leq 4.0 \text{ mA} \\ &  I_{out}  \leq 5.2 \text{ mA} \end{array}$	3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.20 3.70 5.20	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$ \begin{aligned} V_{in} &= V_{IH} \text{ or } V_{IL} \\  I_{out}  &\leq 20 \ \mu A \end{aligned} $	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$\label{eq:Vin} \begin{array}{ c c } V_{in} = V_{IH} \text{ or } V_{IL} &  I_{out}  \leq 2.4 \text{ mA} \\ &  I_{out}  \leq 4.0 \text{ mA} \\ &  I_{out}  \leq 5.2 \text{ mA} \end{array}$	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40	
I <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND	6.0	± 0.1	± 1.0	± 1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \ \mu A$	6.0	4	40	160	μΑ


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

# AC ELECTRICAL CHARACTERISTICS

		V <sub>cc</sub>	Guara	nteed Limit		
Symbol	Parameter	V	–55°C to 25°C	≤ <b>85°C</b>	≤ 125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input A to Output Y (Figures 3, 4)	2.0 3.0 4.5	135 90 27	170 125 34	205 165 41	ns
		6.0	23	29	35	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, CS1 to Output Y (Figures 3, 5)	2.0 3.0 4.5 6.0	110 85 22 19	140 100 28 24	165 125 33 28	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, CS2 or CS3 to Output Y (Figures 3, 6)	2.0 3.0 4.5 6.0	120 90 24 20	150 120 30 26	180 150 36 31	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 3, 5)	2.0 3.0 4.5 6.0	75 30 15 13	95 40 19 16	110 55 22 19	ns
C <sub>in</sub>	Maximum Input Capacitance	-	10	10	10	pF

		Typical @ 25°C, $V_{CC}$ = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Package)*	55	pF

\* Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .



Test	Switch Position	CL	RL
t <sub>PLH</sub> / t <sub>PHL</sub>	Open	50 pF	1 k $\Omega$
t <sub>PLZ</sub> / t <sub>PZL</sub>	V <sub>CC</sub>		
t <sub>PHZ</sub> / t <sub>PZH</sub>	GND		

\*C<sub>L</sub> Includes probe and jig capacitance

Figure 3. Test Circuit

SWITCHING WAVEFORMS




Figure 4.

Figure 5.




Figure 6.

# **PIN DESCRIPTIONS**

# ADDRESS INPUTS

# A0, A1, A2 (Pins 1, 2, 3)

Address inputs. These inputs, when the chip is selected, determine which of the eight outputs is active-low.

# CONTROL INPUTS

# CS1, CS2, CS3 (Pins 6, 4, 5)


Chip select inputs. For CS1 at a high level and CS2, CS3 at a low level, the chip is selected and the outputs follow the

Address inputs. For any other combination of CS1, CS2, and CS3, the outputs are at a logic low.

# OUTPUTS

# Y0 - Y7 (Pins 15, 14, 13, 12, 11, 10, 9, 7)

Active-high Decoded outputs. These outputs assume a high level when addressed and the chip is selected. These outputs remain low when not addressed or the chip is not selected.




#### **ORDERING INFORMATION** Device Marking Package Shipping<sup>†</sup> HC238AG SOIC-16 MC74HC238ADG 48 Units / Rail MC74HC238ADR2G HC238AG SOIC-16 2500 Units / Tape & Reel MC74HC238ADR2G-Q\* HC238AG SOIC-16 2500 Units / Tape & Reel MC74HC238ADTR2G HC TSSOP-16 2500 Units / Tape & Reel 238A MC74HC238ADTR2G-Q\* HC TSSOP-16 2500 Units / Tape & Reel 238A

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

# EXPANDED LOGIC DIAGRAM

# PACKAGE DIMENSIONS




NOTES: 1. DIMENSIONING AND TOLERANCING PER

- ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS.
- CONTROLLING DIMENSION: MILLIMETERS. DIMENSIONS & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.80	1.00			
A1	0.00	0.05			
A3	0.20 REF				
b	0.20	0.30			
D	2.50 BSC				
D2	0.85	1.15			
Е	3.50	BSC			
E2	1.85	2.15			
е	0.50 BSC				
K	0.20				
L	0.35	0.45			
L1		0.15			


### RECOMMENDED SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# onsemi

SOIC-16 CASE 751B-05 ISSUE K



onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


**DESCRIPTION:** 

SOIC-16

PAGE 1 OF 1

### MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

# onsemí



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

 
 DOCUMENT NUMBER:
 98ASH70247A
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 TSSOP-16
 PAGE 1 OF 1

 onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>