Analog Multiplexer/ Demultiplexer

High-Performance Silicon-Gate CMOS

The MC74LVXT8051 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from V_{CC} to GND).

The LVXT8051 is similar in pinout to the high-speed HC4051A and the metal-gate MC14051B. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected by means of an analog switch to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel–Select and Enable inputs are compatible with TTL–type input thresholds. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic–level translator from 3.0 V CMOS logic to 5.0V CMOS Logic or from 1.8V CMOS logic to 3.0 V CMOS Logic while operating at the higher–voltage power supply.

The MC74LVXT8051 input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the MC74LVXT8051 to be used to interface 5.0 V circuits to 3.0 V circuits.

This device has been designed so that the ON resistance (R_{on}) is more linear over input voltage than R_{on} of metal–gate CMOS analog switches.

Features

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Digital (Control) Power Supply Range $(V_{CC} GND) = 2.0$ to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A
- These Devices are Pb-Free and are RoHS Compliant




ON Semiconductor®


http://onsemi.com



PIN ASSIGNMENT



MARKING DIAGRAMS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.




Figure 1. LOGIC DIAGRAM Single–Pole, 8–Position Plus Common Off

FUNCTION TABLE - MC74LVXT8051

Control Inputs				
		Select	t	
Enable	С	В	Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L L	L	Н	L	X2
L L	L	Н	Н	X3
L L	н	L	L	X4
L L	н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	Х	Х	Х	NONE

X = Don't Care

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND)	–0.5 to + 7.0	V
V _{IS}	Analog Input Voltage	–0.5 to V _{CC} + 0.5	V
V _{in}	Digital Input Voltage (Referenced to GND)	–0.5 to V _{CC} + 0.5	V
I	DC Current, Into or Out of Any Pin	-20	mA
P _D	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	-65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C

TSSOP Package: -6.1 mW/°C from 65° to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Мах	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND)			6.0	V
VIS	Analog Input Voltage	0.0	V _{CC}	V	
Vin	Digital Input Voltage (Referenced to GND)			V _{CC}	V
V _{IO} *	Static or Dynamic Voltage Across Switch			1.2	V
T _A	Operating Temperature Range, All Package Types			+85	°C
t _r , t _f	Input Rise/Fall Time (Channel Select or Enable Inputs)	$V_{CC} = 3.3 V \pm 0.3 V$ $V_{CC} = 5.0 V \pm 0.5 V$	0 0	100 20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond

the Recommended Operating Ranges limits may affect device reliability. *For voltage drops across switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

			Vcc	Guaranteed Limit			
Symbol	Parameter	Condition	V	–55 to 25°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec	3.0 4.5 5.5	1.2 2.0 2.0	1.2 2.0 2.0	1.2 2.0 2.0	V
V _{IL}	Maximum Low–Level Input Voltage, Channel–Select or Enable Inputs	R _{on} = Per Spec	3.0 4.5 5.5	0.53 0.8 0.8	0.53 0.8 0.8	0.53 0.8 0.8	V
l _{in}	Maximum Input Leakage Current, Channel–Select or Enable Inputs	V _{in} = V _{CC} or GND	5.5	±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and $V_{IS} = V_{CC}$ or GND; $V_{IO} = 0$ V	5.5	4	40	160	μΑ

DC ELECTRICAL CHARACTERISTICS Analog Section

			Vcc	Guaranteed Limit			
Symbol	Parameter	Test Conditions	v	–55 to 25°C	≤ 85°C	≤125°C	Unit
R _{on}	Maximum "ON" Resistance	$ \begin{array}{l} V_{in} = V_{IL} \text{ or } V_{IH} \\ V_{IS} = V_{CC} \text{ to } GND \\ I_S \leq 10.0 \text{ mA (Figures 1, 2)} \end{array} $	3.0 4.5 5.5	40 30 25	45 32 28	50 37 30	Ω
		$ \begin{array}{l} V_{in} = V_{IL} \text{ or } V_{IH} \\ V_{IS} = V_{CC} \text{ or GND (Endpoints)} \\ I_S \leq 10.0 \text{ mA (Figures 1, 2)} \end{array} $	3.0 4.5 5.5	30 25 20	35 28 25	40 35 30	
ΔR_{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$ \begin{array}{l} {V_{in} = V_{IL} \ or \ V_{IH}} \\ {V_{IS} = 1/2 \ (V_{CC} - GND)} \\ { I_{S} \ \leq \ 10.0 \ mA} \end{array} $	3.0 4.5 5.5	15 8.0 8.0	20 12 12	25 15 15	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} \text{ or } GND;$ Switch Off (Figure 3)	5.5	0.1	0.5	1.0	μΑ
	Maximum Off–Channel Leakage Current, Common Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} \text{ or } GND;$ Switch Off (Figure 4)	5.5	0.2	2.0	4.0	
I _{on}	Maximum On–Channel Leakage Current, Channel–to–Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ Switch-to-Switch = $V_{CC} \text{ or GND};$ (Figure 5)	5.5	0.2	2.0	4.0	μΑ

AC CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 3 ns)


	Parameter		v _{cc} v	Guaranteed Limit			
Symbol				–55 to 25°C	≤ 85°C	≤125°C	Unit
t _{PLH} ,	Maximum Propagation Delay, Channel–Select to A	nalog Output	2.0	30	35	40	ns
tPHL	(Figure 9)		3.0	20	25	30	
			4.5	15	18	22	
			5.5	15	18	20	
t _{PLH} ,	Maximum Propagation Delay, Analog Input to Anal	og Output	2.0	4.0	6.0	8.0	ns
t _{PHL}	(Figure 10)		3.0	3.0	5.0	6.0	
			4.5	1.0	2.0	2.0	
			5.5	1.0	2.0	2.0	
t _{PLZ} ,	Maximum Propagation Delay, Enable to Analog Ou	utput	2.0	30	35	40	ns
t _{PHZ}	(Figure 11)		3.0	20	25	30	
			4.5	15	18	22	
			5.5	15	18	20	
t _{PZL} ,	Maximum Propagation Delay, Enable to Analog Ou	utput	2.0	20	25	30	ns
t _{PZH}	(Figure 11)		3.0	12	14	15	
			4.5	8.0	10	12	
			5.5	8.0	10	12	
C _{in}	Maximum Input Capacitance, Channel-Select or E	nable Inputs		10	10	10	pF
C _{I/O}	Maximum Capacitance	Analog I/O		35	35	35	pF
	(All Switches Off)	Common O/I		130	130	130	
		Feedthrough		1.0	1.0	1.0	
			Т	ТурісаІ @ 25°С, V _{CC} = 5.0 V			
C _{PD}	Power Dissipation Capacitance (Figure 13)*			45			pF

* Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			Vcc	Limit*	
Symbol	Parameter	Condition		25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 6)		3.0 4.5 5.5	80 80 80	MHz
-	Off–Channel Feedthrough Isolation (Figure 7)	f_{in} = Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V _{IS} f_{in} = 10kHz, R _L = 600 Ω , C _L = 50pF	3.0 4.5 5.5	-50 -50 -50	dB
		f _{in} = 1.0MHz, R _L = 50Ω, C _L = 10pF	3.0 4.5 5.5	-37 -37 -37	
-	Feedthrough Noise. Channel–Select Input to Common I/O (Figure 8)	$ \begin{array}{l} V_{in} \leq 1 MHz \mbox{ Square Wave } (t_r = t_f = 3ns); \mbox{ Adjust } R_L \mbox{ at } \\ \mbox{ Setup so that } I_S = 0A; \\ \mbox{ Enable = GND } \\ \end{array} $	3.0 4.5 5.5	25 105 135	mV _{PP}
		R _L = 10kΩ, C _L = 10pF	3.0 4.5 5.5	35 145 190	
-	Crosstalk Between Any Two Switches (Figure 12)	f_{in} = Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V _{IS} f_{in} = 10kHz, R _L = 600 Ω , C _L = 50pF	3.0 4.5 5.5	-50 -50 -50	dB
		f _{in} = 1.0MHz, R _L = 50Ω, C _L = 10pF	3.0 4.5 5.5	-60 -60 -60	
THD	Total Harmonic Distortion (Figure 14)		3.0 4.5 5.5	0.10 0.08 0.05	%

*Limits not tested. Determined by design and verified by qualification.










Figure 1c. Typical On Resistance, V_{CC} = 5.5 V




Figure 2. On Resistance Test Set–Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set–Up




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set–Up





Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set–Up



*Includes all probe and jig capacitance









Figure 6. Maximum On Channel Bandwidth, Test Set–Up




*Includes all probe and jig capacitance

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set–Up







*Includes all probe and jig capacitance

Figure 9b. Propagation Delay, Test Set–Up Channel Select to Analog Out






Figure 10a. Propagation Delays, Analog In to Analog Out










*Includes all probe and jig capacitance

Figure 10b. Propagation Delay, Test Set–Up Analog In to Analog Out







*Includes all probe and jig capacitance

Figure 12. Crosstalk Between Any Two Switches, Test Set–Up




Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 13. Power Dissipation Capacitance, Test Set–Up




Figure 14b. Plot, Harmonic Distortion

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5V = logic high$$

GND = 0V = logic low

The maximum analog voltage swing is determined by the supply voltage V_{CC} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below GND. In this example, the difference between V_{CC} and GND is five volts. Therefore, using the configuration of Figure 15, a maximum analog signal of five volts peak–to–peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not

connected). However, tying unused analog inputs and outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$V_{CC} - GND = 2$ to 6 volts

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external Germanium or Schottky diodes (D_x) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 15. Application Example




Figure 16. External Germanium or **Schottky Clipping Diodes**

16

11

10

9

+5V

ANALOG

SIGNAL

 $V_{CC} = 3.0V$


– +5V

- GND

1.8V - 2.5V

CIRCUITRY

+5V



a. Low Voltage Logic Level Shifting Control

b. 2-Stage Logic Level Shifting Control

Figure 17. Interfacing to Low Voltage CMOS Outputs




Figure 18. Function Diagram, LVXT8051


ORDERING INFORMATION

Device	Package	Shipping [†]
MC74LVXT8051DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74LVXT8051DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74LVXT8051DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

onsemi

SOIC-16 CASE 751B-05 ISSUE K



onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.


DESCRIPTION:

SOIC-16

PAGE 1 OF 1

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

onsemí



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

 DOCUMENT NUMBER:
 98ASH70247A
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 TSSOP-16
 PAGE 1 OF 1

 onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>