# onsemi

## 3 Amp V<sub>TT</sub> Termination Regulator DDR1, DDR2, DDR3, LPDDR3, DDR4

# NCP51401

The NCP51401 is a source/sink Double Data Rate (DDR) termination regulator specifically designed for low input voltage and low–noise systems where space is a key consideration.

The NCP51401 maintains a fast transient response and only requires a minimum output capacitance of 20  $\mu$ F. The NCP51401 supports a remote sensing function and all power requirements for DDR V<sub>TT</sub> bus termination. The NCP51401 can also be used in low–power chipsets and graphics processor cores that require dynamically adjustable output voltages.

The NCP51401 is available in the thermally–efficient DFN10 Exposed Pad package, and is rated both Green and Pb–free.

#### Features

- Input Voltage Rails: Supports 2.5 V, 3.3 V and 5 V Rails
- PV<sub>CC</sub> Voltage Range: 1.1 to 3.5 V
- Integrated Power MOSFETs
- Source and Sink Termination Regulator with Droop Compensation
- Fast Load–Transient Response
- P<sub>GOOD</sub> Logic output pin to Monitor V<sub>TT</sub> Regulation
- EN Logic input pin for Shutdown mode
- V<sub>RI</sub> Reference Input Allows for Flexible Input Tracking Either Directly or Through Resistor Divider
- Remote Sensing (V<sub>TTS</sub>)
- Built-in Under Voltage Lockout and Over Current Limit
- Thermal Shutdown
- Small, Low-Profile 10-pin, 3x3 DFN Package
- These Devices are Pb-Free and are RoHS Compliant


#### Applications

- DDR Memory Termination
- Desktop PC's, Notebooks, and Workstations
- Servers and Networking equipment
- Telecom/Datacom, GSM Base Station
- Graphics Processor Core Supplies
- Set Top Boxes, LCD-TV/PDP-TV, Copier/Printers
- Chipset/RAM Supplies as Low as 0.5 V
- Active Bus Termination




DFN10, 3x3, 0.5P CASE 506CL

#### MARKING DIAGRAM



#### **PIN CONNECTION**



#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NCP51401MNTXG	DFN10 (Pb–Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

	VTT Startup	DDR Level	VTT Droop	VTT Capacitor
NCP51400	Soft Start	3/4	Yes	Cer/Poly
NCP51401	<35usec	3/4	Yes	Cer/Poly
NCP51402	<35usec	4	No*	Cer/Poly
NCP51403	<35usec	4	No*	Cer/PM=45°

#### DDR3/DDR4 SELECTOR GUIDE

\* Recommended for New DDR4 Designs

(see notes on page 7)

#### **PIN FUNCTION DESCRIPTION**

Pin Number	Pin Name	Pin Function
1	V <sub>RI</sub>	$V_{\mbox{TT}}$ External Reference Input ( set to $V_{\mbox{DDQ}}$ / 2 thru resistor network ).
2	PV <sub>CC</sub>	Power input. Internally connected to the output source MOSFET.
3	V <sub>TT</sub>	Power Output of the Linear Regulator.
4	P <sub>GND</sub>	Power Ground. Internally connected to the output sink MOSFET.
5	V <sub>TTS</sub>	$V_{TT}$ Sense Input. The $V_{TTS}$ pin provides accurate remote feedback sensing of $V_{TT}$ . Connect $V_{TTS}$ to the remote DDR termination bypass capacitors.
6	V <sub>RO</sub>	Independent Buffered V <sub>TT</sub> Reference Output. Sources and sinks over 5 mA. Connect to GND thru 0.1 $\mu F$ ceramic capacitor.
7	EN	Shutdown Control Input. CMOS compatible input. Logic high = enable, logic low = shutdown. Connect to $V_{DDQ}$ for normal operation.
8	GND	Common Ground.
9	P <sub>GOOD</sub>	Power Good (Open Drain output).
10	V <sub>CC</sub>	Analog power supply input. Connect to GND thru a 1 – 4.7 $\mu$ F ceramic capacitor.
	THERMAL PAD	Pad for thermal connection. The exposed pad must be connected to the ground plane using multiple vias for maximum power dissipation performance.

#### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
V <sub>CC</sub> , PV <sub>CC</sub> , V <sub>TT</sub> , V <sub>TTS</sub> , V <sub>RI</sub> , V <sub>RO</sub> (Note 1)		-0.3 to 6.0	V
EN, P <sub>GOOD</sub> (Note 1)		-0.3 to 6.0	V
P <sub>GND</sub> to GND (Note 1)		-0.3 to +0.3	V
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
Operating Junction Temperature Range	TJ	150	°C
ESD Capability, Human Body Model (Note 2)	ESD <sub>HBM</sub>	2000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
This device series incorporates ESD protection and is tested by the following method: ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114) ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)

Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

#### **DISSIPATION RATINGS**

Package	T <sub>A</sub> = 25°C Power Rating	Derating Factor above T <sub>A</sub> = 25°C	T <sub>A</sub> = +85°C Power Rating
10–Pin DFN	1.92 W	19 mW/°C	0.79 W

### NCP51401

#### **RECOMMENED OPERATING CONDITIONS**

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	2.375 to 5.5	V
Voltage Range	V <sub>RO</sub>	-0.1 to 1.8	V
	V <sub>RI</sub>	0.5 to 1.8	
	$PV_{CC}, V_{TT}, V_{TTS}, EN, P_{GOOD}$	-0.1 to 3.5	
	P <sub>GND</sub>	-0.1 to +0.1	
Operating Free–Air Temperature	T <sub>A</sub>	-40 to +125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### ELECTRICAL CHARACTERISTICS

V<sub>RO</sub> Sink Current Limit

 $V_{RO} = 0 V$ 

 $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}; \text{ V}_{\text{CC}} = 3.3 \text{ V}; \text{ PV}_{\text{CC}} = 1.8 \text{ V}; \text{ V}_{\text{RI}} = \text{V}_{\text{TTS}} = 0.9 \text{ V}; \text{ EN} = \text{V}_{\text{CC}}; \text{ C}_{\text{OUT}} = 3 \text{ x} 10 \ \mu\text{F} \text{ (Ceramic)}; \text{ unless otherwise noted.}$ 

Parameter	Conditions	Symbol	Min	Тур	Мах	Units
Supply Current						-
V <sub>CC</sub> Supply Current	T <sub>A</sub> = +25°C, EN = 3.3 V, No Load	I <sub>VCC</sub>		0.7	1	mA
V <sub>CC</sub> Shutdown Current	$T_A = +25^{\circ}C$ , EN = 0 V, $V_{RI} = 0$ V, No Load	IVCC SHD		65	80	μΑ
	$T_A$ = +25°C, EN = 0 V, V <sub>RI</sub> > 0.4 V, No Load			200	400	
V <sub>CC</sub> UVLO Threshold	Wake–up, $T_A = +25^{\circ}C$	V <sub>UVLO</sub>	2.15	2.3	2.375	V
	Hysteresis			50		mV
PV <sub>CC</sub> Supply Current	$T_A = +25^{\circ}C$ , EN = 3.3 V, No Load	I <sub>PVCC</sub>		1	50	μΑ
PV <sub>CC</sub> Shutdown Current	$T_A = +25^{\circ}C$ , EN = 0 V, No Load	IPVCC SHD		0.1	50	μΑ
V <sub>TT</sub> Output						
V <sub>TT</sub> Output Offset Voltage	V <sub>RO</sub> = 1.25 V (DDR1), I <sub>TT</sub> = 0 A	V <sub>OS</sub>	-15		+15	mV
	V <sub>RO</sub> = 0.9 V (DDR2), I <sub>TT</sub> = 0 A		-15		+15	
	$PV_{CC} = 1.5 V, V_{RO} = 0.75 V (DDR3),$ I <sub>TT</sub> = 0 A		-15		+15	
$\rm V_{TT}$ Voltage Tolerance to $\rm V_{RO}$	$-2 A \le I_{TT} \le +2 A$		-25		+25	mV
Source Current Limit	V <sub>TTS</sub> = 90% * V <sub>RO</sub>		3		4.5	Α
Sink Current Limit	V <sub>TTS</sub> = 110% * V <sub>RO</sub>		3.5		5.5	Α
V <sub>TT</sub> Rise Time	ise Time Enable to $V_{TT}$ = 95% of $V_{RI}$ , $V_{TT}$ has 100 $\mu$ F ceramic cap load, $V_{RI}$ = 600 mV			25	35	μs
Discharge MOSFET On-resistance	SFET $V_{RI} = 0 V, V_{TT} = 0.3 V, EN = 0 V, T_A = +25^{\circ}C$			18	25	Ω
V <sub>RI</sub> – Input Reference	•					
V <sub>RI</sub> Voltage Range		V <sub>RI</sub>	0.5		1.8	V
V <sub>RI</sub> Input-bias Current	EN = 3.3 V	I <sub>RI</sub>			+1	μΑ
V <sub>RI</sub> UVLO Voltage	V <sub>RI</sub> rising	V <sub>RI UVLO</sub>	360	390	435	mV
	Hysteresis	V <sub>RI HYS</sub>	60		1	
V <sub>RO</sub> – Output Reference						
V <sub>RO</sub> Voltage				V <sub>RI</sub>		V
$\rm V_{RO}$ Voltage Tolerance to $\rm V_{RI}$	$I_{RO} = \pm 10 \text{ mA}, \ 0.6 \text{ V} \le V_{RI} \le 1.25 \text{ V}$		-15		+15	mV
V <sub>RO</sub> Source Current Limit	V <sub>RO</sub> = 0 V		10	40		mA

10

40

mΑ

## NCP51401

#### **ELECTRICAL CHARACTERISTICS**

 $-40^{\circ}C \leq T_A \leq 125^{\circ}C; \ V_{CC} = 3.3 \ V; \ PV_{CC} = 1.8 \ V; \ V_{RI} = V_{TTS} = 0.9 \ V; \ EN = V_{CC}; \ C_{OUT} = 3 \ x \ 10 \ \mu F \ (Ceramic); \ unless \ otherwise \ noted.$ 

Conditions		Min	Тур	Max	Units	
P <sub>GOOD</sub> – Powergood Comparator						
(with respect to V <sub>RO</sub> )		-23.5%	-20%	-17.5 %	V/V	
(with respect to V <sub>RO</sub> )		17.5%	20%	23.5%		
			5%			
Start–up rising edge, V <sub>TTS</sub> within 15% of 2 V <sub>RO</sub>			ms			
$V_{TTS} = V_{RI} (P_{GOOD} = True)$ $P_{GOOD} = V_{CC} + 0.2 V$				1	μΑ	
$V_{TTS}$ is beyond $\pm 20\%~P_{GOOD}$ trip thresholds		10			μs	
I <sub>GOOD</sub> = 4 mA		0.4		V		
EN Logic high	V <sub>IH</sub>	1.7			V	
EN Logic low	V <sub>IL</sub>			0.3		
EN pin V <sub>ENHYS</sub> 0.5			V			
EN pin, $T_A = +25^{\circ}C$ I <sub>ILEAK</sub> -1 +1		+1	μΑ			
	tor (with respect to $V_{RO}$ ) (with respect to $V_{RO}$ ) Start-up rising edge, $V_{TTS}$ within 15% of $V_{RO}$ $V_{TTS} = V_{RI} (P_{GOOD} = True)$ $P_{GOOD} = V_{CC} + 0.2 V$ $V_{TTS}$ is beyond ±20% $P_{GOOD}$ trip thresholds $I_{GOOD} = 4 \text{ mA}$ EN Logic high EN Logic low EN pin	tor         (with respect to $V_{RO}$ )         (with respect to $V_{RO}$ )         Start-up rising edge, $V_{TTS}$ within 15% of $V_{RO}$ VTTS = $V_{RI}$ ( $P_{GOOD}$ = True) $P_{GOOD}$ = $V_{CC}$ + 0.2 V         VTTS is beyond ±20% $P_{GOOD}$ trip thresholds         I <sub>GOOD</sub> = 4 mA         EN Logic high $V_{IL}$ EN pin $V_{ENHYS}$	tor(with respect to $V_{RO}$ )-23.5%(with respect to $V_{RO}$ )17.5%Start-up rising edge, $V_{TTS}$ within 15% of $V_{RO}$ -23.5%VTTS = $V_{RI}$ ( $P_{GOOD} = True$ ) $P_{GOOD} = V_{CC} + 0.2 V$ -23.5%VTTS = $V_{RI}$ ( $P_{GOOD} = True$ ) $P_{GOOD} = V_{CC} + 0.2 V$ -23.5%VTTS = $V_{RI}$ ( $P_{GOOD} = True$ ) $P_{GOOD} = V_{CC} + 0.2 V$ -23.5%VTTS = $V_{RI}$ ( $P_{GOOD} = True$ ) $P_{GOOD} = V_{CC} + 0.2 V$ -23.5%VTTS = $V_{RI}$ ( $P_{GOOD} = True$ ) $P_{GOOD} = V_{CC} + 0.2 V$ -23.5%VTTS = $V_{RI}$ ( $P_{GOOD} = True$ ) $P_{GOOD} = V_{CC} + 0.2 V$ -23.5%VTTS = $V_{RI}$ ( $P_{GOOD} = True$ ) $P_{GOOD} = V_{CC} + 0.2 V$ -23.5%VTTS is beyond $\pm 20\%$ $P_{GOOD}$ trip thresholds-23.5%IGOOD = 4 mA-23.5%-23.5%EN Logic high $V_{IH}$ 1.7EN Logic low $V_{IL}$ -23.5%EN pin $V_{ENHYS}$ -23.5%	tor(with respect to $V_{RO}$ )-23.5%-20%(with respect to $V_{RO}$ )17.5%20%(with respect to $V_{RO}$ )17.5%20%Start-up rising edge, $V_{TTS}$ within 15% of $V_{RO}$ 2 $V_{TTS} = V_{RI} (P_{GOOD} = True)$ $P_{GOOD} = V_{CC} + 0.2 V$ 10 $V_{TTS}$ is beyond ±20% $P_{GOOD}$ trip thresholds10 $I_{GOOD} = 4 \text{ mA}$ 10EN Logic high $V_{IL}$ EN Logic low $V_{IL}$ EN pin $V_{ENHYS}$ 0.5	tor       -23.5%       -20%       -17.5         (with respect to $V_{RO}$ )       17.5%       20%       23.5%         (with respect to $V_{RO}$ )       17.5%       20%       23.5%         Start-up rising edge, $V_{TTS}$ within 15% of $V_{RO}$ 2       5%         VTTS = $V_{RI}$ ( $P_{GOOD} = True$ )       2       1 $V_{TTS} = V_{RI}$ ( $P_{GOOD} = True$ )       1       1 $V_{OO}$ 10       10       1 $V_{GOOD} = V_{CC} + 0.2 V$ 0.4       0.4 $V_{TTS}$ is beyond ±20% $P_{GOOD}$ trip thresholds       10       0.4         IGOOD = 4 mA       0.4       0.3       0.3         EN Logic low $V_{IL}$ 0.3       0.5	

Thermal Shutdown Temperature	T <sub>SD</sub>	150	°C
Thermal Shutdown Hysteresis	T <sub>SH</sub>	25	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

### NCP51401




Figure 1. Typical DDR-3 Application Schematic




Figure 2. Block Diagram

#### General

The NCP51401 is a sink/source tracking termination regulator specifically designed for low input voltage and low external component count systems where space is a key application parameter. The NCP51401 integrates a high-performance, low-dropout (LDO) linear regulator that is capable of both sourcing and sinking current. The LDO regulator employs a fast feedback loop so that small ceramic capacitors can be used to support the fast load transient response. To achieve tight regulation with minimum effect of trace resistance, a remote sensing terminal,  $V_{TTS}$ , should be connected to the positive terminal of the output capacitors as a separate trace from the high current path from  $V_{TT}$ .

#### V<sub>RI</sub> – Generation of Internal Voltage Reference

The output voltage,  $V_{TT}$ , is regulated to  $V_{RO}$ . When  $V_{RI}$  is configured for standard DDR termination applications,  $V_{RI}$  can be set by an external equivalent ratio voltage divider connected to the memory supply bus ( $V_{DDQ}$ ). The NCP51401 supports  $V_{RI}$  voltage from 0.5 V to 1.8 V, making it versatile and ideal for many types of low–power LDO applications.

#### V<sub>RO</sub> – Reference Output

When it is configured for DDR termination applications,  $V_{RO}$  generates the DDR  $V_{TT}$  reference voltage for the memory application. It is capable of supporting both a sourcing and sinking load of 10 mA.  $V_{RO}$  becomes active when  $V_{RI}$  voltage rises to 435 mV and  $V_{CC}$  is above the UVLO threshold. When  $V_{RO}$  is less than 360 mV, it is disabled and subsequently discharges to GND through an internal 10 k $\Omega$  MOSFET.  $V_{RO}$  is independent of the EN pin state.

#### EN – Enable Control

When EN is driven high, the NCP51401 V<sub>TT</sub> regulator begins normal operation. When EN is driven low, V<sub>TT</sub> is discharges to GND through an internal 18– $\Omega$  MOSFET. V<sub>REF</sub> remains on when EN is driven low.

#### P<sub>GOOD</sub> – PowerGood

The NCP51401 provides an open-drain  $P_{GOOD}$  output that goes high when the  $V_{TT}$  output is within ±20% of  $V_{RO}$ .

 $P_{GOOD}$  de-asserts within 10 µs after the output exceeds the limits of the PowerGood window. During initial  $V_{TT}$ startup,  $P_{GOOD}$  asserts high 2 ms after the  $V_{TT}$  enters power good window. Because  $P_{GOOD}$  is an open-drain output, a 100 k $\Omega$ , pull-up resistor between  $P_{GOOD}$  and a stable active supply voltage rail is required.

The LDO has a constant over-current limit (OCL). Note that the OCL level reduces by one-half when the output voltage is not within the power good window. This reduction is non-latch protection. For  $V_{CC}$  under-voltage lockout (UVLO) protection, the NCP51401 monitors  $V_{CC}$  voltage. When the  $V_{CC}$  voltage is lower than the UVLO threshold voltage, both the  $V_{TT}$  and  $V_{RO}$  regulators are powered off. This shutdown is also non-latch protection.

#### **Thermal Shutdown with Hysteresis**

If the NCP51401 is to operate in elevated temperatures for long durations, care should be taken to ensure that the maximum operating junction temperature is not exceeded. To guarantee safe operation, the NCP51401 provides on-chip thermal shutdown protection. When the chip junction temperature exceeds 150°C, the part will shutdown. When the junction temperature falls back to 125°C, the device resumes normal operation. If the junction temperature exceeds the thermal shutdown threshold then the V<sub>TT</sub> and V<sub>RO</sub> regulators are both shut off, discharged by the internal discharge MOSFETs. The shutdown is a non-latch protection.

#### **Tracking Startup and Shutdown**

The NCP51401 also supports tracking startup and shutdown when EN is tied directly to the system bus and not used to turn on or turn off the device. During tracking startup,  $V_{TT}$  follows  $V_{RO}$  once  $V_{RI}$  voltage is greater than 435 mV.  $V_{RI}$  follows the rise of  $V_{DDQ}$  memory supply rail via a voltage divider.  $P_{GOOD}$  is asserted 2 ms after  $V_{TT}$  falls following  $V_{RO}$  until  $V_{RO}$  reaches 360 mV. Once  $V_{RO}$  falls below 360 mV, the internal discharge MOSFETs are turned on and quickly discharge both  $V_{RO}$  and  $V_{TT}$  to GND.  $P_{GOOD}$  is de–asserted once  $V_{TT}$  is beyond the ±20% range of  $V_{RO}$ .


	VTT Startup	DDR Level	VTT Droop	VTT Capacitor
NCP51400	Soft Start	3 / 4	Yes	Cer/Poly
NCP51401	<35usec	3 / 4	Yes	Cer/Poly
NCP51402	<35usec	4	No*	Cer/Poly
NCP51403	<35usec	4	No*	Cer/PM=45°

#### DDR3/DDR4 SELECTOR GUIDE

\* Recommended for New DDR4 Designs

#### VTT Startup Time

In order to speed up the time it takes a modern computer to Boot–up or Resume after Stand–by, some newer motherboard specs require VTT to rise from 0 V to 95% of VTT in less than 35  $\mu$ sec. This new requirement is met in the new ON Semiconductor NCP51401, NCP51402 and NCP51403 devices.




#### Figure 3.

#### Legacy DDR2/3, DDR4 and Droop Compensation

When the popular, now industry-standard, 51200compatible devices were first introduced, the PC memory industry was transitioning from DDR2 (VTT = 900 mV) to DDR3 (VTT = 750 mV) and a value of  $\pm 14$  mV of droop compensation per ±1.5 amps of DC current was designed-in. This value of droop was appropriate for the DDR2 and DDR3 memory in use at the time, but this amount of droop has now become excessive for DDR4. For example for DDR4 with a VTT voltage of 600 mV, the 5% error tolerance is  $\pm 30$  mV, which leaves no transient-response margin for a DC load of  $\pm 2$  amps. This excessive DDR2/3 droop compensation issue of using 51200 devices in newer DDR4 applications has been solved in the new ON Semiconductor NCP51402 and NCP51403 devices, which have no droop compensation for improved, high-current DDR4 transient response.

#### **VTT Droop Compensation**

Droop compensation is a technique to reduce error voltage due to a transient, or as a design tradeoff, to reduce system cost for a given transient magnitude, by using smaller, less expensive capacitors. Figure 3 shows the transient response in a system without droop compensation and is showing a peak-to-peak error voltage of  $\pm 30$  mV. Figure 4 shows the same magnitude of transient response, but this time the regulation is performed \*with\* droop compensation. For example the magnitude of the transient in Figure 4 is +30 mV = +20 mV - (-10 mV) which is the same magnitude as in Figure 3, but since the output voltage is allowed to sag 10 mV when loaded (as opposed to the "perfect" Load Regulation, i.e. 0 mV of VTT output voltage sag as shown in Figure 3) then this same +30 mV transient starts at -10 mV and now only peaks to +20 mV. The net result is that with 10 mV of droop, the overall, peak-to-peak error voltage has been reduced from  $\pm 30 \text{ mV}$  to  $\pm 20 \text{ mV}$ .




#### Figure 4.

#### **VTT Capacitor Selection**

Many 51200–compatible devices have specified VTT capacitor ESR requirements and must be loaded with at least 20  $\mu$ F of ceramic capacitance in order to guarantee stability. In contrast, the NCP51400, NCP51401 and NCP51402 were all designed to be stable with a wide range of ESR and can use both ceramic and higher–ESR, polymer capacitors.

Extending the NCP5140x family of parts, in applications that have specified phase margin requirements, we have introduced the NCP51403 which has 45° of phase margin when VTT is loaded with a ceramic capacitance of 40  $\mu$ F. However just like our competitor's 51200–compatible devices, the NCP51403 cannot be loaded solely with polymer capacitors because the 45° phase margin reduces the ESR–stability range of the VTT capacitor.

# onsemi



DOCUMENT NUMBER:	98AON88041E	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN10, 3X3, 0.5P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>