# onsemi

### Dual MOSFET Gate Driver, High Performance

## NCP81075

#### Introduction

The NCP81075 is a high performance dual MOSFET gate driver optimized to drive the gates of both high and low side power MOSFETs in a synchronous buck converter. The NCP81075 uses an on-chip bootstrap diode to eliminate the external discrete diode. A high floating top driver design can accommodate HB voltage as high as 180 V. The low-side and high-side are independently controlled and match to 4 ns between the turn-on and turn-off of each other. Independent Under-Voltage lockout is provided for the high side and low side driver forcing the output low when the drive voltage is below a specific threshold.


#### Features

- Drives Two N-Channel MOSFETs in High-Side and Low-Side Configuration
- Floating Top Driver Accommodates Boost Voltage up to 180 V
- Switching Frequency up to 1 MHz
- 20 ns Propagation Delay Times
- 4 A Sink, 4 A Source Output Currents
- 8 ns Rise / 7 ns Fall Times with 1000 pF Load
- UVLO Protection
- Specified from -40°C to 140°C
- Offered in SOIC-8 (D), DFN8 (MN), WDFN10 (MT) Packages
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### Applications

- Telecom and Datacom
- Isolated Non–Isolated Power Supply Architectures
- Class D Audio Amplifiers
- Two Switch and Active Clamp Forward Converters

#### Simplified Application Diagram








 SOIC-8 NB
 DFN8
 WDFN10

 CASE 751-07
 CASE 506CY
 CASE 511CE












L Y

W

- = Work Week
- = Pb-Free Package

(Note: Microdot may be in either location)



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP81075DR2G	SOIC8 (Pb-Free)	2500 / Tape & Reel
NCP81075MNTXG	DFN8 (Pb-Free)	4000 / Tape & Reel
NCP81075MTTXG	WDFN10 (Pb-Free)	4000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### Table 1. PIN DESCRIPTION

Pin No. SOIC/DFN8	Pin No. WDFN10	Symbol	Description
1	1	VDD	Positive Supply to the Lower Gate Driver
2	2	HB	High Side Bootstrap Supply
3	3	НО	High Side Output
4	4	HS	High-Side Source
5	7	н	High-Side Input
6	8	LI	Low-Side Input
7	9	VSS	Negative Supply Return
8	10	LO	Low-Side Output
_	5,6	NC	No Connect

#### Table 2. MAXIMUM RATINGS

	Parameter	Value	Units
	VDD	-0.3 to 24	V
	V <sub>HB</sub>	-0.3 to 200	V
V <sub>HO</sub>	DC	$V_{HS}{-}0.3$ to $V_{HB}$ + 0.3	V
	Repetitive Pulse < 100 ns	$V_{\rm HS}$ – 2 to $V_{\rm HB}$ + 0.3, (V_{\rm HB} – $V_{\rm HS}$ < 24)	
V <sub>HS</sub>	DC	-20 to 200 - VDD	V
V <sub>LO</sub>	DC	-0.3 to VDD + 0.3	V
	Repetitive pulse < 100 ns	-2 to VDD + 0.3	
	V <sub>HI</sub> , V <sub>LI</sub>	-10 to 24	V
	V <sub>HB – HS</sub>	-0.3 to 24	V
Operating .	Junction Temperature Range, TJ	-40 to 170	°C
Sto	orage Temperature, T <sub>STG</sub>	-65 to 150	°C
Lead Te	mperature (Soldering, 10 sec)	+300	°C
	НВМ	1000	V
	CDM	2000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1.  $V_{HB} - V_{HS}$  should be in the range of -0.3 V to +20 V.

#### Table 3. RECOMMENDED OPERATING CONDITIONS

	Parameter		Nom	Max	Units
V <sub>DD</sub>	Supply Voltage Range	8.5	12	20	V
V <sub>HS</sub>	Voltage on HS (DC)	-10		180 – VDD	
$V_{HB}$	Voltage on HB	V <sub>HS</sub> + 8, V <sub>DD</sub> – 1		V <sub>HS</sub> + 20, 180	
	Voltage Slew Rate on HS			50	V / ns
TJ	Operating Junction Temperature Range	-40		+140	°C
V <sub>HO</sub>		V <sub>HS</sub> – 0.3		V <sub>HB</sub> + 0.3	V
V <sub>LO</sub>		-0.3		V <sub>DD</sub> + 0.3	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### **ABSOLUTE MAXIMUM RATINGS**

#### Table 4. ELECTRICAL/THERMAL INFORMATION (All signals referenced to GND unless noted otherwise, Note 2)

Thermal Characteristic	SOIC	DFN8	DFN10	Unit
$\theta_{\text{JA}}$ Junction to Ambient thermal resistance	116	36	35	°C/W
$\theta_{\text{JC}(\text{top})}$ Junction to case (Top) thermal resistance	98	42	32	
$\theta_{JB}$ Junction to Board thermal resistance	52	19.1	12	
$\theta_{\text{JC}(\text{Bottom})}$ Junction to case (Bottom) thermal resistance	40	4	1.3	
$\psi_{\text{JT}}$ Junction to top characterization parameter	14	0.6	0.2	
$\psi_{JB}$ Junction to board characterization parameter	39	19.3	12.2	
Moisture Sensitivity Level (MSL)		1		
QFN Package				

2. This data was taken using the JEDEC proposed High-K Test PCB.

Table 5. ELECTRICAL CHARACTERISTICSUnless otherwise stated: $T_A = T_J = -40^{\circ}C$  to  $140^{\circ}C$ ; VDD = VHB = 12 V, VHS = VSS = 0 V, No load on LO or HO

Parameter	Test Condition	Min	Тур	Max	Units
URRENTS		-	-		
VDD quiescent current	$V_{LI} = V_{HI} = 0$		0.85	1.8	mA
VDD operating current	f = 500 kHz, C <sub>LOAD</sub> = 0		7.3	15	1
	f = 300 kHz, C <sub>LOAD</sub> = 0		4.9	11	1
Boot voltage quiescent current	V <sub>LI</sub> = V <sub>HI</sub> = 0 V		0.92	1.8	1
Boot voltage operating current	f = 500 kHz, C <sub>LOAD</sub> = 0		6.55	12	1
	f = 300 kHz, C <sub>LOAD</sub> = 0		4.5	7.0	1
HB to $V_{SS}$ quiescent current	V <sub>HS</sub> = V <sub>HB</sub> = 110 V		5.0	25	μΑ
HB to V <sub>SS</sub> operating current	f = 500 kHz, C <sub>LOAD</sub> = 0		0.1		mA
	URRENTS         VDD quiescent current         VDD operating current         Boot voltage quiescent current         Boot voltage operating current         HB to V <sub>SS</sub> quiescent current	URRENTS       VDD quiescent current $V_{LI} = V_{HI} = 0$ VDD operating current $f = 500 \text{ kHz}, C_{LOAD} = 0$ Boot voltage quiescent current $V_{LI} = V_{HI} = 0 \text{ V}$ Boot voltage operating current $f = 500 \text{ kHz}, C_{LOAD} = 0$ Boot voltage operating current $f = 500 \text{ kHz}, C_{LOAD} = 0$ HB to V <sub>SS</sub> quiescent current $V_{HS} = V_{HB} = 110 \text{ V}$	URRENTS         VDD quiescent current $V_{LI} = V_{HI} = 0$ VDD operating current $f = 500 \text{ kHz}, C_{LOAD} = 0$ $f = 300 \text{ kHz}, C_{LOAD} = 0$ $f = 300 \text{ kHz}, C_{LOAD} = 0$ Boot voltage quiescent current $V_{LI} = V_{HI} = 0 \text{ V}$ Boot voltage operating current $f = 500 \text{ kHz}, C_{LOAD} = 0$ $f = 300 \text{ kHz}, C_{LOAD} = 0$ $f = 300 \text{ kHz}, C_{LOAD} = 0$ HB to $V_{SS}$ quiescent current $V_{HS} = V_{HB} = 110 \text{ V}$	URRENTSVDD quiescent current $V_{LI} = V_{HI} = 0$ 0.85VDD operating current $f = 500 \text{ kHz}, C_{LOAD} = 0$ 7.3 $f = 300 \text{ kHz}, C_{LOAD} = 0$ 4.9Boot voltage quiescent current $V_{LI} = V_{HI} = 0 \text{ V}$ 0.92Boot voltage operating current $f = 500 \text{ kHz}, C_{LOAD} = 0$ 6.55 $f = 300 \text{ kHz}, C_{LOAD} = 0$ 4.5HB to V <sub>SS</sub> quiescent current $V_{HS} = V_{HB} = 110 \text{ V}$ 5.0	VDD quiescent current $V_{LI} = V_{HI} = 0$ 0.85         1.8           VDD operating current $f = 500 \text{ kHz}, C_{LOAD} = 0$ 7.3         15           f = 300 kHz, C_{LOAD} = 0         7.3         15           Boot voltage quiescent current $V_{LI} = V_{HI} = 0 \text{ V}$ 0.92         1.8           Boot voltage operating current $f = 500 \text{ kHz}, C_{LOAD} = 0$ 6.55         12           HB to V_{SS} quiescent current $V_{HS} = V_{HB} = 110 \text{ V}$ 5.0         25

#### INPUT

$V_{\rm HIH}, V_{\rm LIH}$	Input rising threshold	2.7			V
$V_{HIL}, V_{LIL}$	Input falling threshold			0.8	
R <sub>IN</sub>	Input Pulldown Resistance	100	170	350	kΩ

#### **UNDERVOLTAGE PROTECTION (UVLO)**

VDD rising threshold	6.2	7.1	8.0	V
VDD threshold hysteresis		0.58		
VHB rising threshold	5.5	6.5	7.5	
VHB threshold hysteresis		0.5		

#### **BOOTSTRAP DIODE**

V <sub>F</sub>	Low-current forward voltage	I <sub>VDD</sub> – HB = 100 μA	0.59	0.95	V
V <sub>FI</sub>	High-current forward voltage	I <sub>VDD</sub> – HB = 100 mA	0.85	1.1	
R <sub>D</sub>	Dynamic resistance, $\Delta VF/\Delta I$	$I_{VDD}$ – HB = 100 mA and 80 mA	0.94	2.0	Ω

#### LO GATE DRIVER

V <sub>LOL</sub>	Low level output voltage	I <sub>LO</sub> = 100 mA	0.1	0.40	V
V <sub>LOH</sub>	High level output voltage	$I_{LO}$ = -100 mA, $V_{LOH}$ = $V_{DD} - V_{LO}$	0.15	0.40	
	Peak pull-up current	V <sub>LO</sub> = 0 V	4		А
	Peak pull-down current	V <sub>LO</sub> = 12 V	4		

#### **Table 5. ELECTRICAL CHARACTERISTICS**

Unless otherwise stated:  $T_A = T_J = -40^{\circ}C$  to  $140^{\circ}C$ ; VDD = VHB = 12 V, VHS = VSS = 0 V, No load on LO or HO

	Parameter	Test Condition	Min	Тур	Max	Units
HO GATE	DRIVER					
V <sub>HOL</sub>	Low level output voltage	I <sub>HO</sub> = 100 mA		0.1	0.40	V
V <sub>HOH</sub>	High level output voltage	$I_{HO}$ = -100 mA, $V_{HOH}$ = $V_{HB} - V_{HO}$		0.15	0.40	
	Peak pull-up current	V <sub>LO</sub> = 0 V		4		А
	Peak pull-down current	V <sub>LO</sub> = 12 V		4		

#### **PROPAGATION DELAYS**

t <sub>DLFF</sub>	$\rm V_{LI}$ falling to $\rm V_{LO}$ falling	$C_{LOAD} = 0 (-40 \text{ to } 125^{\circ}\text{C})$	20	45	ns
		C <sub>LOAD</sub> = 0 (-40 to 140°C)	20	50	
t <sub>DHFF</sub>	$V_{HI}$ falling to $V_{HO}$ falling	C <sub>LOAD</sub> = 0 (-40 to 125°C)	20	45	
		C <sub>LOAD</sub> = 0 (-40 to 140°C)	20	50	
t <sub>DLRR</sub>	$V_{LI}$ rising to $V_{LO}$ rising	C <sub>LOAD</sub> = 0 (-40 to 125°C)	20	45	
		C <sub>LOAD</sub> = 0 (-40 to 140°C)	20	50	
t <sub>DHRR</sub>	$V_{HI}$ rising to $V_{HO}$ rising	C <sub>LOAD</sub> = 0 (-40 to 125°C)	20	45	
		C <sub>LOAD</sub> = 0 (-40 to 140°C)	20	50	

#### **DELAY MATCHING**

tMON	LI ON, HI OFF		3.5	14	ns
tMOFF	LI OFF, HI ON		3.5	14	

#### OUTPUT RISE AND FALL TIME

t <sub>R</sub>	LO, HO	C <sub>LOAD</sub> = 1000 pF	8		ns
t <sub>F</sub>	LO, HO	C <sub>LOAD</sub> = 1000 pF	7		
t <sub>R</sub>	LO, HO (3 V to 9 V)	$C_{LOAD} = 0.1 \ \mu F$	0.2	0.55	μs
t <sub>F</sub>	LO, HO (3 V to 9 V)	$C_{LOAD} = 0.1 \ \mu F$	0.25	0.45	

#### MISCELLANEOUS


t <sub>1</sub>	Minimum input pulse width that changes the output		30	ns
t <sub>2</sub>	Bootstrap diode turn-off time	I <sub>F</sub> = 100 mA, I <sub>REV</sub> = -100 mA (Notes 3 and 4)	50	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


3. Typical values for  $T_A = 25^{\circ}C$ 

4. IF: Forward current applied to bootstrap diode, IREV: Reverse current applied to bootstrap diode.

#### **Internal Block Diagram**




#### **Timing Diagrams**




Note: If HI is set and the High–Side driver (VHB–VHS) crosses its UVLO threshold 100ns after the VDD UVLO then a rising edge on HI is required to pull HO High.

Figure 2. UVLO










HI	L	НО	LO		
L	L	L	L		
L	Н	L	Н		
Н	L	Н	L		
Н	Н	Н	Н		

	പറ	TAB	
- LO	aic		ᄕ


#### **PINOUT DIAGRAMS**




Note: The  $\mathsf{V}_{\mathsf{SS}}$  Pin and the GND Pad are internally connected.

Figure 5. NCP81075 Top View

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



#### **APPLICATION INFORMATION**

The NCP81075 is a high performance dual MOSFET gate driver optimized for driving the gates of both high side and low side power MOSFETs in a synchronous buck converter topology. A high and a Low input signals are all that is required to properly drive the high side and low side MOSFETs.

#### Low-Side Driver

The low side driver is designed to drive low RDS<sub>ON</sub> N-channel MOSFETs. The typical output resistances for the driver are 1.5 ohms for sourcing and 1 ohm for sinking gate current. Due to the parasitic inductances of the packages, drive circuits and the nonlinearity of the MOSFETs output resistances the recorded peak current is close to 4 A.

The low output resistances allow the driver to have 8 ns rise and 7 ns fall times into a 1 nF load. When the driver is enabled, the driver's output is in phase with LI. When the NCP81075 is disabled, the low side gate is held low.

#### **High-Side Driver**

The high side driver is designed to drive a floating low  $RDS_{ON}$  N-channel MOSFET. The output resistances for the driver are 1.5 ohms for sourcing and 1 ohm for sinking gate current. The bias voltage for the high side driver is realized by an external bootstrap supply circuit which is connected between the HB and HS Pins.

The bootstrap circuit is comprised of only the bootstrap capacitor since the bootstrap diode is internal. When the NCP81075 is starting up, the HS Pin is at ground, the bootstrap capacitor will charge up to VDD through the internal diode. When the HI goes high, the high side driver will begin to turn the high side MOSFET On by pulling charge out of the bootstrap capacitor. As the external MOSFET turns ON, the HS Pin will rise up to VIN, forcing the HB Pin to VIN +  $V_{BstCap}$  which is enough gate to source voltage to hold the switch On. To complete the cycle, the MOSFET is switched OFF by pulling the gate down to the voltage at the HS Pin. When the low side MOSFET turns On, the HS Pin is pulled to ground. This allows the bootstrap capacitor to charge up to VDD again. The high-side driver's output is in phase with the HI input. When the driver is disabled, the high side gate is held low.

Unlike a Buck regulator at power–up, Boost regulators typically require starting when the HS pin is at the  $V_{IN}$  level, instead of GND or the prevailing  $V_{OUT}$ . Care should be

taken by the system designer to pre-charge the bootstrap capacitor ( $C_{BST}$ ) to ensure sufficient voltage levels for proper operation. If the capacitor is discharged, the high-side power MOSFET relies on the driver's internal 20 k $\Omega$  pull down resistor to prevent charge from building up across its V<sub>GS</sub> during the initial low side FET turn on events. High dV/dt on HS, when turning on the low-side MOSFET, creates a capacitive divider across the high side FET gate, possibly resulting in cross-conduction. With proper biasing across C<sub>BST</sub> (V<sub>HB</sub>-V<sub>HS</sub>), the internal low-impedance pull down at HO ensures the high-side FET remains off.

The external BST resistor, which connects HB pin and BST cap, should avoid excessive resistance. NCP81075 has high–side UVLO protection based on the voltage across HB and HS pins. High resistance on HB pin may falsely trigger UVLO protection at the moment when high–side MOSFET is turning on.

#### UVLO (Under Voltage Lockout)

The bias supplies of the high-side and low-side drivers have UVLO protection. The VDD UVLO disables both drivers when the VDD voltage crosses the specified threshold. The typical rising threshold is 7.1 V with 0.58 V hysteresis. The VHB UVLO disables only the high-side driver when the VHB to VHS is below the specified threshold. The typical VHB UVLO rising threshold is 6.5 V with 0.5 V hysteresis. The designer must take into account a 40 µs delay before the output channels can react to a logic input. (Refer to the UVLO Timing Diagram).


#### **Input Stages**

The input stage of the NCP81075 is TTL compatible. The logic rising threshold level is 2.4 V and the logic falling threshold is 1.6 V.

#### Layout Guidelines

Gate drivers experience high di/dt during the switching transitions. So, the inductance at the gate drive traces must be minimized to avoid excessive ringing on the switch node. Gate drive traces should be kept as short and wide (> 20 mil) as practical. The input capacitor must be placed as close as possible to the IC. Connect the VSS pin of the NCP81075 as close as possible to the source of the lower MOSFET. The use of vias is highly desirable to maximize thermal conduction away from driver.






For additional information on our PD-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON89300F Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	DFN8, 4X4, 0.8P		PAGE 1 OF 1		
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding					

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the right of others.





DOCUMENT NUMBER:	98AON90341F	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN10 4X4, 0.8P		PAGE 1 OF 1	

ON Semiconductor and use trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION: SOIC-8 NB PAGE 1 OF 2								
the right to make changes without furth purpose, nor does <b>onsemi</b> assume ar	er notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use	es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, incl	onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.					

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2			

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>