Dual 5 A High Speed Low-Side MOSFET Drivers with Enable

NCV81071

NCV81071 is a high speed dual low−side MOSFETs driver. It is capable of providing large peak currents into capacitive loads. This driver can deliver 5 A peak current at the Miller plateau region to help reduce the Miller effect during MOSFETs switching transition. This driver also provides enable functions to give users better control capability in different applications. ENA and ENB are implemented on pin 1 and pin 8 which were previously unused in the industry standard pin−out. They are internally pulled up to driver's input voltage for active high logic and can be left open for standard operations.

Features

- High Current Drive Capability ±5 A
- TTL/CMOS Compatible Inputs Independent of Supply Voltage
- Industry Standard Pin−out
- Enable Functions for Each Driver
- 8 ns Typical Rise and 8 ns Typical Fall Times with 1.8 nF Load
- Typical Propagation Delay Times of 20 ns with Input Falling and 20 ns with Input Rising
- Input Voltage from 4.5 V to 20 V
- Dual Outputs can be Paralleled for Higher Drive Current
- Fully Specified from −40°C to +140°C
- AEC−Q100 Qualified and PPAP Capable
- These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Server Power
- Telecommunication, Datacenter Power
- Synchronous Rectifier
- Switch Mode Power Supply
- DC/DC Converter
- Power Factor Correction
- Motor Drive
- Renewable Energy, Solar Inverter

ON Semiconductor®

www.onsemi.com

**MSOP−8
Z SUFFIX
CASE 846AM**

MARKING DIAGRAM

V71x
AYW

V71x = Specific Device Code
x = A, B or C
A = Assembly Location
Y = Year
W = Work Week
▪ = Pb−Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS

1		8	
ENA			ENB
INA			OUTA
GND			VDD
INB			OUTB

(Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

NCV81071

Figure 1. NCV81071 Block Diagram

Table 1. PIN DESCRIPTION

Pin No.	Symbol	Description
1	ENA	Enable input for the driver channel A with logic compatible threshold and hysteresis. This pin is used to enable and disable the driver output. It is internally pulled up to VDD with a 200 kΩ resistor for active high operation. The output of the pin when the device is disabled will be always low.
2	INA	Input of driver channel A which has logic compatible threshold and hysteresis. If not used, this pin should be connected to either VDD or GND. It should not be left unconnected.
3	GND	Common ground. This ground should be connected very closely to the source of the power MOSFET.
4	INB	Input of driver channel B which has logic compatible threshold and hysteresis. If not used, this pin should be connected to either VDD or GND. It should not be left unconnected.
5	OUTB	Output of driver channel B. The driver is able to provide 5 A drive current to the gate of the power MOSFET.
6	VDD	Supply voltage. Use this pin to connect the input power for the driver device.
7	OUTA	Output of driver channel A. The driver is able to provide 5 A drive current to the gate of the power MOSFET.
8	ENB	Enable input for the driver channel B with logic compatible threshold and hysteresis. This pin is used to enable and disable the driver output. It is internally pulled up to VDD with a 200 kΩ resistor for active high operation. The output of the pin when the device is disabled will be always low.

NCV81071

TYPICAL APPLICATION CIRCUIT

Table 2. ABSOLUTE MAXIMUM RATINGS

		Value		Unit
		Min	Max	
Supply Voltage	VDD	−0.3	24	V
Output Current (DC)	Iout_dc	0.3		A
Output Current (Pulse < 0.5 μs)	Iout_pulse	6.0		A
Input Voltage	INA, INB	−6.0	VDD+0.3	V
Enable Voltage	ENA, ENB	−0.3	VDD+0.3	
Output Voltage	OUTA, OUTB	−0.3	VDD+0.3	V
Junction Operation Temperature	T_J	−40	150	°C
Storage Temperature	T_{stg}	−65	160	
Electrostatic Discharge	Human body model, HBM	5500		V
	Charge device model, CDM	2500		
OUTA OUTB Latch−up Protection		500		mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 3. RECOMMENDED OPERATING CONDITIONS

Parameter	Rating	Unit
VDD supply Voltage	4.5 to 20	V
INA, INB input voltage	−5.0 to VDD	V
ENA, ENB input voltage	0 to VDD	V
Junction Temperature Range	−40 to +140	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 4. THERMAL INFORMATION

Package	θ_{JA} (°C/W)	θ_{JC} (°C/W)	Ψ_{JT} (°C/W) (Note 1)
MSOP−8 EP	39	4.7	11

1. Ψ_{JT}: approximate thermal impedance, junction−to−case top.

Table 5. INPUT/OUTPUT TABLE

ENA	ENB	INA	INB	NCV81071A		NCV81071B		NCV81071C	
				OUTA	OUTB	OUTA	OUTB	OUTA	OUTB
H	H	L	L	H	H	L	L	H	L
H	H	L	H	H	L	L	H	H	H
H	H	H	L	L	H	H	L	L	L
H	H	H	H	L	L	H	H	L	H
L	L	Any	Any	L	L	L	L	L	L
Any	Any	x (Note 2)	x (Note 2)	L	L	L	L	L	L
x (Note 2)	x (Note 2)	L	L	H	H	L	L	H	L
x (Note 2)	x (Note 2)	L	H	H	L	L	H	H	H
x (Note 2)	x (Note 2)	H	L	L	H	H	L	L	L
x (Note 2)	x (Note 2)	H	H	L	L	H	H	L	H

2. Floating condition, internal resistive pull up or pull down configures output condition

PRODUCT MATRIX

NCV81071A

NCV81071B

NCV81071C

Table 6. ELECTRICAL CHARACTERISTICS
(Typical values: V_{DD} =12 V, 1 μF from V_{DD} to GND, T_A = T_J = –40°C to 140°C, typical at T_{AMB} = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
SUPPLY VOLTAGE						
VDD Under Voltage Lockout (rising)	V_{CCR}	VDD rising	3.5	4.0	4.5	V
VDD Under Voltage Lockout (hysteresis)	V_{CCH}			400		mV
Operating Current (no switching)	I_{DD}	INA = 0, INB = 5 V, ENA = ENB = 0 INA = 5 V, INB = 0, ENA = ENB = 0 INA = 0, INB = 5 V, ENA = ENB = 5 V INA = 5 V, INB = 0, ENA = ENB = 5 V		1.4	3	mA
VDD Under Voltage Lockout to Output Delay (Note 3)		VDD rising		10		μs
INPUTS						
High Threshold	V_{thH}	Input rising from logic low	1.8	2.0	2.2	V
Low Threshold	V_{thL}	Input falling from logic high	0.8	1.0	1.2	V
INA, INB Pull–Up Resistance		OUTA = OUTB = Inverter Configuration		200		kΩ
INA, INB Pull–Down Resistance		OUTA = OUTB = Buffer Configuration		200		kΩ
OUTPUTS						
Output Resistance High	R_{OH}	IOUT = –10 mA		0.8	2	Ω
Output Resistance Low	R_{OL}	IOUT = +10 mA		0.8	2	Ω
Peak Source Current (Note 4)	I_{Source}	OUTA/OUTB = GND 200 ns Pulse		5		A
Miller Plateau Source Current (Note 4)	I_{Source}	OUTA/OUTB = 5.0 V 200 ns Pulse		4.5		A
Peak Sink Current (Note 4)	I_{Sink}	OUTA/OUTB = VDD 200 ns Pulse		5		A
Miller Plateau Sink Current (Note 4)	I_{Sink}	OUTA/OUTB = 5.0 V 200 ns Pulse		3.5		A
ENABLE						
High–Level Input Voltage	V_{IN_H}	Low to High Transition	1.8	2.0	2.2	V
Low–Level Input Voltage	V_{IN_L}	High to Low Transition	0.8	1.0	1.2	V
ENA, ENB pull–up resistance				200		kΩ
Propagation Delay Time (EN to OUT) (Notes 3, 5)	t_{d3}	C_{Load} = 1.8 nF	16	20	29	ns
Propagation Delay Time (EN to OUT) (Notes 3, 5)	t_{d4}	C_{Load} = 1.8 nF	16	20	29	ns
SWITCHING CHARACTERISTICS						
Propagation Delay Time Low to High, IN Rising (IN to OUT) (Notes 3, 5)	t_{d1}	C_{Load} = 1.8 nF	16	20	29	ns
Propagation Delay Time High to Low, IN Falling (IN to OUT) (Notes 3, 5)	t_{d2}	C_{Load} = 1.8 nF	16	20	29	ns
Rise Time (Note 5)	t_r	C_{Load} = 1.8 nF		8	15	ns
Fall Time (Note 5)	t_f	C_{Load} = 1.8 nF		8	15	ns
Delay Matching between 2 Channels (Note 6)	t_m	INA = INB, OUTA and OUTB at 50% Transition Point		1	4	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
3. Guaranteed by design.
4. Not production tested, guaranteed by design and statistical analysis.
5. See timing diagrams in Figure 2, Figure 3, Figure 4 and Figure 5.
6. Guaranteed by characterization.

**Figure 2. Enable Function for
Non−inverting Input Driver Operation**

**Figure 3. Enable Function for Inverting
Input Driver Operation**


Figure 4. Non−inverting Input Driver Operation

**Figure 5. Inverting Input Driver Operation**

TYPICAL CHARACTERISTICS

**Figure 6. Supply Current vs. Switching Frequency (V$_{DD}$ = 4.5 V)**

**Figure 7. Supply Current vs. Switching Frequency (V$_{DD}$ = 8 V)**

Figure 8. Supply Current vs. Switching Frequency (V$_{DD}$ = 12 V)

Figure 9. Supply Current vs. Switching Frequency (V$_{DD}$ = 15 V)

Figure 10. Supply Current vs. Switching Frequency (V$_{DD}$ = 18 V)

Figure 11. Supply Current vs. Supply Voltage (C$_{LOAD}$ = 2.2 nF)

TYPICAL CHARACTERISTICS

Figure 12. Supply Current vs. Supply Voltage
(C_{LOAD} = 4.7 nF)

Figure 13. Supply Current vs. Supply Voltage
(NCV81071A)

Figure 14. Supply Current vs. Supply Voltage
(NCV81071B)

Figure 15. Supply Current vs. Supply Voltage
(NCV81071C)

Figure 16. Rise Time vs. Temperature

Figure 17. Fall Time vs. Temperature

TYPICAL CHARACTERISTICS

Figure 18. Propagation Delay t_{d1} vs. Supply Voltage

Figure 19. Propagation Delay t_{d2} vs. Supply Voltage

Figure 20. Fall Time t_f vs. Supply Voltage

Figure 21. Rise Time t_r vs. Supply Voltage

Figure 22. Output Behavior vs. Supply Voltage NCV81071A (Inverting) 10 nF between Output and GND, INA = GND, ENA = VDD

Figure 23. Output Behavior vs. Supply Voltage NCV81071A (Inverting) 10 nF between Output and GND, INA = GND, ENA = VDD

TYPICAL CHARACTERISTICS

Figure 24. Output Behavior vs. Supply Voltage NCV81071A (Inverting) 10 nF between Output and GND, INA = VDD, ENA = VDD

Figure 25. Output Behavior vs. Supply Voltage NCV81071A (Inverting) 10 nF between Output and GND, INA = VDD, ENA = VDD

Figure 26. Output Behavior vs. Supply Voltage NCV81071B (Non−Inverting) 10 nF between Output and GND, INA = VDD, ENA = VDD

Figure 27. Output Behavior vs. Supply Voltage NCV81071B (Non−Inverting) 10 nF between Output and GND, INA = VDD, ENA = VDD

Figure 28. Output Behavior vs. Supply Voltage NCV81071B (Non−Inverting) 10 nF between Output and GND, INA = GND, ENA = VDD

Figure 29. Output Behavior vs. Supply Voltage NCV81071B (Non−Inverting) 10 nF between Output and GND, INA = GND, ENA = VDD

LAYOUT GUIDELINES

The switching performance of NCV81071 highly depends on the design of PCB board. The following layout design guidelines are recommended when designing boards using these high speed drivers.

Place the driver as close as possible to the driven MOSFET.

Place the bypass capacitor between VDD and GND as close as possible to the driver to improve the noise filtering. It is preferred to use low inductance components such as chip capacitor and chip resistor. If vias are used, connect several paralleled vias to reduce the inductance of the vias.

Minimize the turn-on/sourcing current and turn-off/sinking current paths in order to minimize stray inductance. Otherwise high di/dt established in these loops with stray inductance can induce significant voltage spikes on the output of the driver and MOSFET Gate terminal.

Keep power loops as short as possible by paralleling the source and return traces (flux cancellation).

Keep low level signal lines away from high level power lines with a lot of switching noise.

Place a ground plane for better noise shielding. Beside noise shielding, ground plane is also useful for heat dissipation.

NCV81071 MSOP package has a thermal pad for: 1) quiet GND for all the driver circuits; 2) heat sink for the driver. This pad must be connected to a ground plane and no switching currents from the driven MOSFET should pass through the ground plane under the driver. To maximize the heatsinking capability, it is recommended several ground layers are added to connect to the ground plane and thermal pad. A via array within the area of package can conduct the heat from the package to the ground layers and the whole PCB board. The number of vias and the size of ground plane are determined by the power dissipation of NCV81071 (VDD voltage, switching frequency and load condition), the air flow condition and its maximum junction temperature.

ORDERING INFORMATION

| Part Number	Marking	Output Configuration	Temperature Range	Package Type	Shipping[†]
NCV81071AZR2G	V71A	dual inverting	−40°C to +140°C	MSOP8 EP (Pb−Free)	3000 / Tape & Reel
NCV81071BZR2G	V71B	dual non inverting			
NCV81071CZR2G	V71C	One inverting one non inverting			

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MSOP8 EP, 3x3
CASE 846AM
ISSUE B

DATE 07 JAN 2022

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

2. CONTROLLING DIMENSION: MILLIMETERS

3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.10 mm IN EXCESS OF MAXIMUM MATERIAL CONDITION.

4. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. DIMENSION E DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE. DIMENSIONS D AND E ARE DETERMINED AT DATUM F.

5. DATUMS A AND B ARE TO BE DETERMINED AT DATUM F.

6. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

TOP VIEW
NOTE 3

SIDE VIEW
END VIEW
DETAIL A

BOTTOM VIEW
DETAIL A

DIM	MILLIMETERS	
	MIN.	MAX.
A	---	1.10
A1	0.05	0.15
b	0.25	0.40
c	0.13	0.23
D	2.90	3.10
D2	1.73	1.83
E	4.75	5.05
E1	2.90	3.10
E2	1.37	1.47
e	0.65 BSC	
L	0.40	0.70
L2	0.254 BSC	

RECOMMENDED
MOUNTING FOOTPRINT*

1.83
8X 0.42
PACKAGE OUTLINE
1.47
5.35
8X 0.85
0.65 PITCH

* FOR ADDITIONAL INFORMATION ON OUR Pb−FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC
MARKING DIAGRAM*

XXXX
AYW■

XXXX	= Specific Device Code
A	= Assembly Location
Y	= Year
W	= Work Week
■	= Pb−Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON82708F		
DESCRIPTION:	MSOP8 EP, 3X3		PAGE 1 OF 1

ADDITIONAL INFORMATION

◊