

Field Effect Transistor -N-Channel, Logic Level, Enhancement Mode

NDS355AN

General Description

SuperSOT[™] -3 N-Channel logic level enhancement mode power field effect transistors are produced using onsemi's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

Features

- 1.7 A, 30 V
 - $R_{DS(on)} = 0.125 \Omega @ V_{GS} = 4.5 V$
 - $R_{DS(on)} = 0.085 \Omega @ V_{GS} = 10 V$
- Industry Standard Outline SOT-23 Surface Mount Package Using Proprietary SUPERSOT-3 Design for Superior Thermal and **Electrical Capabilities**
- High Density Cell Design for Extremely Low R_{DS(on)}
- Exceptional On–Resistance and Maximum DC Current Capability
- Compact Industry Standard SOT-23 Surface Mount Package
- This is a Pb-Free Device

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C, unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V _{DSS}	Drain-Source Voltage	40	V
V_{GSS}	Gate-Source Voltage - Continuous	±20	V
Ι _D	Maximum Drain Current - Continuous (Note 1a) - Pulsed	1.7 10	Α
P _D	Power Dissipation (Note 1a) (Note 1b)	0.5 0.46	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range	–55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS (T_A = 25°C, unless otherwise noted)

Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	250	°C/W
R _θ JC	Thermal Resistance, Junction-to-Case (Note 1)	75	°C/W




SOT-23/SUPERSOT-23, 3 LEAD, 1.4x2.9 **CASE 527AG**

MARKING DIAGRAM



355A = Specific Device Code = Date Code



ORDERING INFORMATION

Device	Package	Shipping [†]
NDS355AN	SOT-23-3/ SUPERSOT-23 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NDS355AN

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
OFF CHARACTERISTICS							
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30	-	_	V	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V	-	-	1	μΑ	
		V _{DS} = 24 V, V _{GS} = 0 V, T _J = 125°C	-	-	10	1	
I _{GSSF}	Gate-Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V	-	-	100	nA	
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	-100	nA	
ON CHARA	ACTERISTICS (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1	1.6	2	V	
		$V_{DS} = V_{GS}, I_D = 250 \mu A, T_J = 125^{\circ}C$	0.5	1.2	1.5	1	
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 4.5 V, I _D = 1.7 A	-	0.105	0.125	Ω	
		V _{GS} = 4.5 V, I _D = 1.7 A, T _J = 125°C	-	0.16	0.23	1	
		V _{GS} = 10 V, I _D = 1.9 A	-	0.065	0.085	1	
I _{D(on)}	On–State Drain Current	V _{GS} = 4.5 V, V _{DS} = 5 V	6	-	_	Α	
9FS	Forward Transconductance	V _{DS} = 5 V, I _D = 1.7 A	-	3.5	_	S	
DYNAMIC	CHARACTERISTICS						
C _{iss}	Input Capacitance	V _{DS} = 15 V, V _{GS} = 0 V, f = 1.0 MHz	-	195	_	pF	
C _{oss}	Output Capacitance		_	135	_	pF	
C _{rss}	Reverse Transfer Capacitance		_	48	-	pF	
SWITCHIN	G CHARACTERISTICS (Note 2)				•	•	
t _{d(on)}	Turn-On Delay Time	V _{DD} = 10 V, I _D = 1 A,	-	10	20	ns	
t _r	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	_	13	25	ns	
t _{d(off)}	Turn-Off Delay Time		_	13	25	ns	
t _f	Turn-Off Fall Time		_	4	10	ns	
t _{d(on)}	Turn-On Delay Time	V _{DD} = 5 V, I _D = 1 A,	-	10	20	ns	
t _r	Turn-On Rise Time	$V_{GS} = 4.5V$, $R_{GEN} = 6 \Omega$	_	32	60	ns	
t _{d(off)}	Turn-Off Delay Time		_	10	20	ns	
t _f	Turn–Off Fall Time		_	5	10	ns	
Qg	Total Gate Charge	V _{DS} = 10 V, I _D = 1.7 A, V _{GS} = 5 V	-	3.5	5	nC	
Q _{gs}	Gate-Source Charge	1	-	0.8	_	nC	
Q _{gd}	Gate-Drain Charge		_	1.7	_	nC	
	URCE DIODE CHARACTERISTICS AN	ND MAXIMUM RATINGS	-	-			
I _S	Maximum Continuous Drain-Source Diode Forward Current		-	-	0.42	Α	
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current		-	-	10	А	
	İ	V _{GS} = 0 V, I _S = 0.42 A (Note 2)	_	0.8	1.2	V	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

$$P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JC} + R_{\theta CA}(t)} = I_D^2(t) \times R_{DS(ON)@T_J}$$

Typical $R_{\theta JA}$ using the board layouts shown below on 4.5"x 5" FR-4 PCB in a still air environment:



a) 250°C/W when mounted on a 0.02 \mbox{in}^2 pad of 2oz copper.



b) 270°C/W when mounted on a 0.001 \mbox{in}^2 pad of 2oz copper.

2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.

^{1.} $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.

NDS355AN

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. On–Resistance Variation with Drain Current and Gate Voltage




Figure 3. On–Resistance Variation with Temperature




Figure 4. On–Resistance Variation with Drain Current and Temperature




Figure 5. Transfer Characteristics




Figure 6. Gate Threshold Variation with Temperature

TYPICAL ELECTRICAL CHARACTERISTICS (CONTINUED)




Figure 7. Breakdown Voltage Variation with Temperature




Figure 9. Capacitance Characteristics




Figure 11. Switching Test Circuit




Figure 8. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 10. Gate Charge Characteristics




Figure 12. Switching Waveforms

NDS355AN

TYPICAL ELECTRICAL CHARACTERISTICS (CONTINUED)




Figure 13. Transconductance Variation with Drain Current and Temperature




Figure 14. Maximum Safe Operating Area




Figure 15. SUPERSOT-3 Maximum Steady-State Power Dissipation vs. Copper Mounting Pad Area




Figure 16. Maximum Steady-State Drain Current vs. Copper Mounting Pad Area




Figure 17. Transient Thermal Response Curve

NOTE: Characterization performed using the conditions described in Note 1b.

Transient thermal response will change depending on the circuit board design.


SUPERSOT is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





SOT-23/SUPERSOT™-23, 3 LEAD, 1.4x2.9 CASE 527AG **ISSUE A**


DATE 09 DEC 2019





NOTES: UNLESS OTHERWISE SPECIFIED

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.

DIM	MIN.	NOM.	MAX.
Α	0.85	0.95	1.12
A1	0.00	0.05	0.10
b	0.370	0.435	0.508
С	0.085	0.150	0.180
D	2.80	2.92	3.04
Е	2.31	2.51	2.71
E1	1.20	1.40	1.52
е	0.95 BSC		
e1	1.90 BSC		
L	0.33	0.38	0.43







LAND PATTERN RECOMMENDATION*

*FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXM=

XXX = Specific Device Code

= Month Code = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON34319E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	: SOT-23/SUPERSOT-23, 3 LEAD, 1.4X2.9		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales