

## MOSFET - Power, N-Channel, SOT-223

### 3.0 A, 60 V NTF3055-100, NVF3055-100

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

#### **Features**

- NVF Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### **Applications**

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

#### MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	60	Vdc
Drain-to-Gate Voltage (R <sub>GS</sub> = 10 MΩ)	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage - Continuous - Non-repetitive (t <sub>p</sub> ≤ 10 ms)	V <sub>GS</sub>	± 20 ± 30	Vdc Vpk
	I <sub>D</sub> I <sub>D</sub>	3.0 1.4 9.0	Adc Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 1) Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 2) Derate above 25°C	P <sub>D</sub>	2.1 1.3 0.014	W W W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
$\label{eq:single-pulse-prain-to-Source Avalanche} Single Pulse Drain-to-Source Avalanche                                    $	E <sub>AS</sub>	74	mJ
Thermal Resistance  - Junction-to-Ambient (Note 1)  - Junction-to-Ambient (Note 2)	$R_{ heta JA} \ R_{ heta JA}$	72.3 114	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. When surface mounted to an FR4 board using 1" pad size, 1 oz. (Cu. Area 1.127 sq in).
- When surface mounted to an FR4 board using minimum recommended pad size, 2-2.4 oz. (Cu. Area 0.272 sq in).

1

# 3.0 A, 60 V $R_{DS(on)} = 110 \text{ m}\Omega$

# N-Channel D O



A = Assembly Location

Y = Year W = Work Week

3055 = Specific Device Code ■ Pb–Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NTF3055-100T1G	SOT-223 (Pb-Free)	1000 / Tape & Reel
NTF3055-100T3G	SOT-223 (Pb-Free)	4000 / Tape & Reel
NVF3055-100T1G	SOT-223 (Pb-Free)	1000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Charac	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS			•	•	•	•
$\begin{array}{l} \text{Drain-to-Source Breakdown Voltage} \\ \text{(V}_{GS} = 0 \text{ Vdc, I}_D = 250 \ \mu\text{Adc)} \\ \text{Temperature Coefficient (Positive)} \end{array}$	V <sub>(BR)DSS</sub>	60 -	68 66	- -	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 60 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)		I <sub>DSS</sub>	_ _	- -	1.0 10	μAdc
Gate-Body Leakage Current ( $V_{GS} = \pm 20 \text{ Vdc}$ , $V_{DS} = 0 \text{ Vdc}$ )		I <sub>GSS</sub>	-	_	± 100	nAdc
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (Note 3) $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$ Threshold Temperature Coefficient (N	legative)	V <sub>GS(th)</sub>	2.0	3.0 6.6	4.0 -	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 3) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.5 Adc)		R <sub>DS(on)</sub>	-	88	110	mΩ
Static Drain-to-Source On-Resistance (Note 3) $(V_{GS} = 10 \text{ Vdc}, I_D = 3.0 \text{ Adc})$ $(V_{GS} = 10 \text{ Vdc}, I_D = 1.5 \text{ Adc}, T_J = 150^{\circ}\text{C})$		V <sub>DS(on)</sub>	-	0.27 0.24	0.40 -	Vdc
Forward Transconductance (Note 3) (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 1.7 Adc)	9 <sub>fs</sub>	-	3.2	-	Mhos	
DYNAMIC CHARACTERISTICS		•		•	•	•
Input Capacitance		C <sub>iss</sub>	-	324	455	pF
Output Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 V, f = 1.0 MHz)	C <sub>oss</sub>	-	35	50	
Transfer Capacitance	1	C <sub>rss</sub>	-	110	155	
SWITCHING CHARACTERISTIC	S (Note 4)					
Turn-On Delay Time		t <sub>d(on)</sub>	-	9.4	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 3.0 \text{ Adc},$	t <sub>r</sub>	-	14	30	
Turn-Off Delay Time	$V_{GS}$ = 10 Vdc, $R_G$ = 9.1 $\Omega$ ) (Note 3)	t <sub>d(off)</sub>	-	21	45	
Fall Time		t <sub>f</sub>	-	13	30	
Gate Charge		Q <sub>T</sub>	-	10.6	22	nC
	$(V_{DS} = 48 \text{ Vdc}, I_D = 3.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$ (Note 3)	Q <sub>1</sub>	-	1.9	-	1
	40 / /	$Q_2$	-	4.2	_	
SOURCE-DRAIN DIODE CHARA	ACTERISTICS					
Forward On-Voltage	$(I_S = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$ $T_J = 150^{\circ}\text{C}) \text{ (Note 3)}$	V <sub>SD</sub>	-	0.89 0.74	1.0	Vdc
Reverse Recovery Time		t <sub>rr</sub>	-	30	_	ns
	(I <sub>S</sub> = 3.0 Adc, V <sub>GS</sub> = 0 Vdc,	t <sub>a</sub>	-	22	-	1
	$dI_S/dt = 100 \text{ A/}\mu\text{s}) \text{ (Note 3)}$	t <sub>b</sub>	-	8.6	_	1
Reverse Recovery Stored Charge	1	Q <sub>RR</sub>	i e	0.04	i	μC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
 Switching characteristics are independent of operating junction temperatures.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage





Figure 4. On-Resistance versus Drain Current and Gate Voltage



**Temperature** 




Figure 6. Drain-to-Source Leakage Current versus Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature






Figure 13. Thermal Response




**SOT-223 (TO-261)** CASE 318E-04 ISSUE R


**DATE 02 OCT 2018** 








SEE DETAIL A



#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
  MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. ALLIS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α	1.50	1.63	1.75	
A1	0.02	0.06	0.10	
Ø	0.60	0.75	0.89	
b1	2.90	3.06	3.20	
U	0.24	0.29	0.35	
D	6.30	6.50	6.70	
E	3.30	3.50	3.70	
е	2.30 BSC			
L	0.20			
L1	1.50	1.75	2.00	
He	6.70	7.00	7.30	
θ	0°		10°	



RECOMMENDED MOUNTING FOOTPRINT

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-223 (TO-261)		PAGE 1 OF 2	


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

#### **SOT-223 (TO-261)** CASE 318E-04 ISSUE R

**DATE 02 OCT 2018** 

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	STYLE 9: PIN 1. INPUT 2. GROUND 3. LOGIC 4. GROUND	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	STYLE 12: PIN 1. INPUT 2. OUTPUT 3. NC 4. OUTPUT	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

# GENERIC MARKING DIAGRAM\*



A = Assembly Location

Y = Year W = Work Week

 $XXXXX \ = Specific \ Device \ Code$ 

= Pb-Free Package

(Note: Microdot may be in either location)
\*This information is generic. Please refer to
device data sheet for actual part marking.
Pb-Free indicator, "G" or microdot "•", may
or may not be present. Some products may
not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2	

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales