

NTTS2P02R2

Power MOSFET -2.4 Amps, -20 Volts

Single P-Channel Micro8™

Features

- Ultra Low $R_{DS(on)}$
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature Micro-8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Micro8 Mounting Information Provided
- Pb-Free Package is Available

Applications

- Power Management in Portable and Battery-Powered Products, i.e.: Cellular and Cordless Telephones, and PCMCIA Cards

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	-20	V
Gate-to-Source Voltage – Continuous	V_{GS}	± 8.0	V
Thermal Resistance – Junction-to-Ambient (Note 1) Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Continuous Drain Current @ $T_A = 25^\circ\text{C}$ Continuous Drain Current @ $T_A = 70^\circ\text{C}$ Pulsed Drain Current (Note 3)	$R_{\theta JA}$ P_D I_D I_D I_{DM}	160 0.78 -2.4 -1.92 -20	$^\circ\text{C/W}$ W A A A
Thermal Resistance – Junction-to-Ambient (Note 2) Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Continuous Drain Current @ $T_A = 25^\circ\text{C}$ Continuous Drain Current @ $T_A = 70^\circ\text{C}$ Pulsed Drain Current (Note 3)	$R_{\theta JA}$ P_D I_D I_D I_{DM}	88 1.42 -3.25 -2.6 -30	$^\circ\text{C/W}$ W A A A
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ($V_{DD} = -20\text{ Vdc}$, $V_{GS} = -4.5\text{ Vdc}$, Peak $I_L = -5.0\text{ Apk}$, $L = 28\text{ mH}$, $R_G = 25\ \Omega$)	EAS	350	mJ
Maximum Lead Temperature for Soldering Purposes for 10 seconds	T_L	260	$^\circ\text{C}$

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Minimum FR-4 or G-10 PCB, Steady State.
2. Mounted onto a 2" square FR-4 Board
(1 IN SQ, 2 oz Cu 0.06" thick single sided), Steady State.
3. Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.




ON Semiconductor®

<http://onsemi.com>


**-2.4 AMPERES
-20 VOLTS**

$R_{DS(on)} = 90\text{ m}\Omega$

Single P-Channel



MARKING DIAGRAM &
PIN ASSIGNMENT



AD = Specific Device Code
WW = Work Week
▪ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping†
NTTS2P02R2	Micro8	4000/Tape & Reel
NTTS2P02R2G	Micro8 (Pb-Free)	4000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

NTTS2P02R2

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted) (Note 4)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = -250 μAdc) Temperature Coefficient (Positive)	V _{(BR)DSS}	-20 -	- -12.7	- -	Vdc mV/°C
Zero Gate Voltage Drain Current (V _{GS} = 0 Vdc, V _{DS} = -16 Vdc, T _J = 25°C) (V _{GS} = 0 Vdc, V _{DS} = -16 Vdc, T _J = 125°C)	I _{DSS}	- -	- -	-1.0 -25	μAdc
Zero Gate Voltage Drain Current (V _{GS} = 0 Vdc, V _{DS} = -20 Vdc, T _J = 25°C)	I _{DSS}	-	-	-5.0	μAdc
Gate-Body Leakage Current (V _{GS} = -8 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	-	-100	nAdc
Gate-Body Leakage Current (V _{GS} = +8 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	-	100	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = -250 μAdc) Temperature Coefficient (Negative)	V _{GS(th)}	-0.5 -	-0.90 2.5	-1.4 -	Vdc mV/°C
Static Drain-to-Source On-State Resistance (V _{GS} = -4.5 Vdc, I _D = -2.4 Adc) (V _{GS} = -2.7 Vdc, I _D = -1.2 Adc) (V _{GS} = -2.5 Vdc, I _D = -1.2 Adc)	R _{DS(on)}	- - -	0.070 0.100 0.110	0.090 0.130 -	Ω
Forward Transconductance (V _{DS} = -10 Vdc, I _D = -1.2 Adc)	g _{FS}	2.0	4.2	-	Mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = -16 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{iss}	-	550	-	pF
Output Capacitance		C _{oss}	-	200	-	
Reverse Transfer Capacitance		C _{rss}	-	100	-	

SWITCHING CHARACTERISTICS (Notes 5 & 6)

Turn-On Delay Time	(V _{DD} = -10 Vdc, I _D = -2.4 Adc, V _{GS} = -4.5 Vdc, R _G = 6.0 Ω)	t _{d(on)}	-	10	-	ns
Rise Time		t _r	-	31	-	
Turn-Off Delay Time		t _{d(off)}	-	33	-	
Fall Time		t _f	-	29	-	
Turn-On Delay Time	(V _{DD} = -10 Vdc, I _D = -1.2 Adc, V _{GS} = -2.7 Vdc, R _G = 6.0 Ω)	t _{d(on)}	-	15	-	ns
Rise Time		t _r	-	40	-	
Turn-Off Delay Time		t _{d(off)}	-	35	-	
Fall Time		t _f	-	35	-	
Total Gate Charge	(V _{DS} = -16 Vdc, V _{GS} = -4.5 Vdc, I _D = -2.4 Adc)	Q _{tot}	-	10	18	nC
Gate-Source Charge		Q _{gs}	-	1.5	-	
Gate-Drain Charge		Q _{gd}	-	5.0	-	

BODY-DRAIN DIODE RATINGS (Note 5)

Diode Forward On-Voltage (I _S = -2.4 Adc, V _{GS} = 0 Vdc) (I _S = -2.4 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}	- -	-0.88 -0.75	-1.0 -	Vdc
Reverse Recovery Time (I _S = -2.4 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	t _{rr}	-	37	-	ns
	t _a	-	16	-	
	t _b	-	21	-	
Reverse Recovery Stored Charge	Q _{RR}	-	0.025	-	μC

- Handling precautions to protect against electrostatic discharge are mandatory.
- Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
- Switching characteristics are independent of operating junction temperature.




Figure 1. On-Region Characteristics.




Figure 2. Transfer Characteristics.




Figure 3. On-Resistance vs. Gate-to-Source Voltage.




Figure 4. On-Resistance vs. Drain Current and Gate Voltage.




Figure 5. On-Resistance Variation with Temperature.




Figure 6. Drain-to-Source Leakage Current vs. Voltage.




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Resistive Switching Time Variation versus Gate Resistance




Figure 11. Diode Forward Voltage versus Current




Figure 12. Diode Reverse Recovery Waveform

NTTS2P02R2






Figure 13. FET Thermal Response.

ON

DATE 16 JUL 2020



GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code
A = Assembly Location
Y = Year
W = Work Week
▪ = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.10 mm IN EXCESS OF MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. DIMENSION E DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE. DIMENSIONS D AND E ARE DETERMINED AT DATUM F.
5. DATUMS A AND B ARE TO BE DETERMINED AT DATUM F.
6. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	---	---	1.10
A1	0.05	0.08	0.15
b	0.25	0.33	0.40
c	0.13	0.18	0.23
D	2.90	3.00	3.10
E	2.90	3.00	3.10
e	0.65 BSC		
H _E	4.75	4.90	5.05
L	0.40	0.55	0.70

RECOMMENDED MOUNTING FOOTPRINT

■ For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, [SOLDEMR/D](http://www.dnsemi.com/1-6/SOLDERM/D).

STYLE 1:

- PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 2:

- PIN 1. SOURCE 1
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN 1
8. DRAIN 1

STYLE 3:

- PIN 1. N-SOURCE
2. N-GATE
3. P-SOURCE
4. P-GATE
5. P-DRAIN
6. P-DRAIN
7. N-DRAIN
8. N-DRAIN

DOCUMENT NUMBER:	98ASB14087C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	MICRO8	PAGE 1 OF 1

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales