Clock Fanout Buffer, 1:21 Differential, 3.3 V, with HCSL Level Output

Favorite

概览

The NB4N121K is a Clock differential input fanout distribution 1 to 21 HCSL level differential outputs, optimized for ultra low propagation delay variation. The NB4N121K is designed with HCSL clock distribution for FBDIMM applications in mind. Inputs can accept differential LVPECL, CML, or LVDS levels. Single-ended LVPECL, CML, LVCMOS or LVTTL levels are accepted with the proper VREFAC supply (see Figures 5, 10, 11, 12, and 13). Clock input pins incorporate an internal 50 ohm on die termination resistors.

  • FBDIMM Clock Distribution
  • PCIe I, II, II
  • Networking
  • Clock Distribution
  • High End Computing
  • FBDIMM Memory Support
  • Servers
  • Routers
  • Typical Input Clock Frequency 100, 133, 166, 200, 266, 333 and400 MHz
  • 340 ps Typical Rise and Fall Times
  • 800 ps Typical Propagation Delay tPD 100 ps Maximum Propagation
  • Delta tPD 100 ps Maximum Propagation Delay Variation Per Each Differential Pair
  • <1 ps RMS Additive Clock jitter
  • Operating Range: VCC = 3.0 V to 3.6 V with VEE = 0 V
  • Differential HCSL Output Level (700 mV Peak-to-Peak)

Product List

If you wish to buy products or product samples, please log in to your onsemi account.

搜寻

Close Search

产品:

1

分享

Product Groups:

Orderable Parts:

1

产品

状况

CAD Models

Compliance

Package Type

Case Outline

MSL Type

MSL Temp (°C)

Container Type

Container Qty.

ON Target

Type

Channels

Input / Output Ratio

Input Level

Output Level

VCC Typ (V)

tJitterRMS Typ (ps)

tskew(o-o) Max (ps)

tpd Typ (ns)

tR & tF Max (ps)

fmaxClock Typ (MHz)

fmaxData Typ (Mbps)

Reference Price

NB4N121KMNR2G

Loading...

Active

CAD Model

Pb

A

H

P

QFN-52

1

260

REEL

2000

Y

Buffer

1

1:21

TTL

HCSL

3.3

1

50

0.8

700

200

-

Price N/A

More Details

Show More

1-25 of 25

Products per page

Jump to :