

October 2010

74AUP1G97 TinyLogic[®] Low Power Universal Configurable Two-Input Logic Gate

Features

- 0.8V to 3.6V V_{CC} Supply Operation
- 3.6V Over-Voltage Tolerant I/Os at V_{CC} from 0.8V to 3.6V
- High Speed tpd
 - 3.1ns: Typical at 3.3V
- Power-Off High-Impedance Inputs and Outputs
- Low Static Power Consumption
 - I_{CC}=0.9µA Maximum
- Low Dynamic Power Consumption
 - C_{PD}=2.5pF Typical at 3.3V
- Ultra-Small MicroPak™ Packages

Description

The 74AUP1G97 is a univers configurable 2-input logic gate that provides high rformince and low power solution idea, for atter, wered partiable applications. This rode is designed for a wide low voltage operating rate ("V 3.6V) and guarantees very low static and dy mic power consumption across the entire rolt; a rar e. All includes are implemented with rester is mow for slower transition input ignation. The restriction is slower transition input ignation.

Ti. 74. UP1G97 provides for multiple functions as determined by various communations of the three inputs. The objectual logic functions provided are MUX, ND, OR, NAND, and LUDR, inverter and buffer. Refer to Figures 3 to 9.

Ordering Information

Part Numl 'r ¬pı k Package	Packing Method
74A' 'G9, 3X AD o-Lead MicloPak", 'i Onim Wide	5000 Units on Tape & Reel
74 'JP1G 'FHX AD 6 Lead, Micror ak2™, 1x1mm Body, .35mm Pitch	5000 Units on Tape & Reel
OEVIO PLESES	
119 BE,	

Logic Diagram




Figure 1. Logic Diagram (Positive Logic)

Pin Configurations




Figure 2. M roPak '(Top rough View)

Pin Definitions

b. 4	/(altie	Description
	В	Data Input
2	GN'D	Ground
3 6	Å	Data Input
4	Y	Output
5	V _{cc}	Supply Voltage
6	C	Data Input

Function Table

	Inputs		74AUP1G97
С	В	Α	Y=Output
L	L	L	L
L	L	Н	L
L	Н	L	Н
L	Н	Н	Н
Н	L	L	L
Н	L	Н	Н
Н	Н	L	L
Н	Н	Н	Н

H = HIGH Logic Level L = LOW Logic Level


Function Selection Table

2-Input Logic Function	Connection Configuration
2-to-1 MUX	Figure 3
2-Input AND Gate	Figure 4
2-Input OR Gate with Onc ad . but	Figure 5
2-Input NAND Gate with the Inverted Injut	Figure 5
2-Input AND Ga with Oi Inver d Input	Figure 6
2-Input NOR G e with ne Inverted Input	Figure 6
2-lin, +Or Gate	Figure 7
Inverter	Figure 8
Buller	Figure 9
IS DEVICE PLEASENTA. REPRESENTA.	

74AUP1G97 Logic Configurations

Figure 3 through Figure 9 show the logical functions that can be implemented using the 74AUP1G97. The diagrams show the DeMorgan's equivalent logic duals for a given two-input function. The logical

implementation is next to the board-level physical implementation of how the pins of the function should be connected.



Note:

- 1. When C is L, Y=B.
- 2. When C is H, Y=A.

Figure 3. 2-to-1 MUX




Fig re 4. '-Input ANL Gate




Figure 5. Input OF Sate with Commerced Input
2-Inc AN Gate th One have red Input

Figure 6. 2 Japut AND Gate with One Inverted Input 2-Input NOR Gate with One Inverted Input




Figure 7. 2-Input OR Gate

Figure 8. Inverter




Figure 9. Buffer

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Para	meter	Min.	Max.	Unit
V _{CC}	Supply Voltage		-0.5	4.6	V
V _{IN}	DC Input Voltage		-0.5	4.6	V
V	DC Output Voltage	HIGH or LOW State ⁽³⁾	-0.5	V _{CC} + 0.5	V
V_{OUT}	DC Output Voltage	V _{CC} =0V	-0.5	4.6	V
I _{IK}	DC Input Diode Current	V _{IN} < 0V		-50	mA
	DC Output Diada Current	V _{OUT} < 0V		-51	m A
I _{OK}	DC Output Diode Current	$V_{OUT} > V_{CC}$		+50	mA
I _{OH} / I _{OL}	DC Output Source / Sink Currer	nt		F	γıA
lo	Continuous Output Current			±20	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current per S	Supply Pin		<u> </u>	mA
T _{STG}	Storage Temperature Range		-65	+150	°C
T_J	Junction Temperature Under Bia	as	00	+150	°C
T_L	Junction Lead Temperature, So	Idering 10	SO,	-125 0	°C
P_D	Power Dissipation at +85°C	Mic k-6		130	mW
. 0	·	'icroPa -6		120	
ESD	Human Body Model, JEDE	SD. ?-A114	0,	5000+	V
LOD	Charged Device Model IED.	:o_ ?-C101		1500	V

Note:

3. Io absolute maximum rating lost be diserved.

Recommended Cherating Conditions (4)

The Recommended Open conditions table defines the conditions for actual device operation. Recommended operating one can specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommen exceeding the order of the signing to Absolute Maximum Ratings.

'ymbc	Paramete	Conditions	Min.	Max.	Unit
V _{cc}	Supply Voltage		0.8	3.6	V
	laput Voltage		0	3.6	V
V	V _{⊙c} ⊤ Output Voltage	V _{CC} =0V	0	3.6	V
VSCT		HIGH or LOW State	0	Vcc]
5	DE!	V _{CC} =3.0V to 3.6V		±4.0	
	K	V _{CC} =2.3V to 2.7V		±3.1	
1/1	Output Current	V _{CC} =1.65V to 1.95V		±1.9	mA
I _{OH} /I _{OL}	Output Guirent	V _{CC} =1.4V to 1.6V		±1.7	$\supset 1$
		V _{CC} =1.1V to 1.3V		±1.1	
		V _{CC} =0.8V		±20.0	μA
T _A	Operating Temperature, Free Air		-40	+85	°C
0	Thermal Resistance	MicroPak-6		500	°C/W
$\theta_{\sf JA}$	Thermal Resistance	MicroPak2-6		560] C/W

Note:

4. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Cumb - I	Doromete:	v	Conditions	T _A =+:	25°C	T _A =-40 1	to +85°C	المال
Symbol	Parameter	V _{cc}	Conditions	Min.	Max.	Min.	Max.	Unit
		0.80		0.30	0.60	0.30	0.60	
		1.10		0.53	0.90	0.53	0.90	
	Positive Threshold	1.40		0.74	1.11	0.74	1.11	
V _P Voltage	1.65		0.91	1.29	0.91	1.29	V	
		2.30		1.37	1.77	1.37	1.77	
		3.00		1.88	2.29	1.88	2.29	
		0.80		0.10	0.60	0.10	0.60	
		1.10		0.26	0.65	0.26	7.65	
	Negative	1.40		0.39	0.75	0.3	75	
V_N	Threshold Voltage	1.65		0.47	0.84	0.47	.84	V
		2.30		0.69	74	0.69	1.04	
		3.00		0.88	1.4	7 3	1.24	ĺ
		0.80		0.0	0.50	0.07	0.50	
		1.10		1 08		0.08	0.46	
	ý	1.40		7.10	0.56	0.18	0.56	
V_H	Hysteresis Voltage	1.65		L 7	0.60	0.27	0.66	V
		2.30		9.53	0.92	0.2 0.÷3	0.02	
		3.00		0.73	1.31	0.79	1.31	
		0.00 (1)((0)	IA		10	V _C √0 1	1.51	
				V _C C-0.1				
	1.10 √cc ≤ 30		0.75 x V ₀₀		0.70 x V _{CC}			
		1.4(V _{CC} ≤ 1)	I _{OH} =-1 ⁷ n A	1.1	1131	1.03		V
V_{OH}		1.65 ≤ .95	I _{(H} =-) 9r,1A	1.32	, ,	1.30		
	Voltage	$2.7 \le V_{CC} \le 2.70$	1 ₀₄ =-2.3mA	2.05		1.97		
		2. 2.00	I _{OH} = 2.1,nA	1.90		1.85		
· ·		$3.00 < V_{CC} \le 3.60$	I _{OH} =-2.7mA	2.72		2.67		
		14	.¦ _{OH} =-4.∪เาA	2.60		2.55		
	1 15	0.80 ≤ √20 ≤ 3.60	I _{OL} =2 γμΑ		0.10		0.10	
		$1.10 \le V_{CC} \le 1.30$	i=1.1mA		0.30 x V _{CC}		0.30 x V _{CC}	
	1100	1 40 ≤ V _{CC} ≤ 1.30	I _{OL} =1.7mA		0.31		0.37	
	LOW Level Output	1.65 ≤ V _{CC} ≤ 1.95	I _{OL} =1.9mA		0.31		0.35	V
Vol	Voltage		I _{OL} =2.3mA		0.31		0.33	V
ò	25	$2.30 \leq V_{CC} \leq 2.70$	I _{OL} =3.1mA		0.44		0.45	
			I _{OL} =2.7mA		0.31		0.33	
		$2.70 \le V_{CC} \le 3.60$	I _{OL} =4.0mA		0.44		0.45	
I _{IN}	Input Leakage Current	0V to 3.6V	$0 \le V_{IN} \le 3.6$		±0.1		±0.5	μA
I _{OFF}	Power Off Leakage Current	0V	$0 \le (V_{IN}, V_{O}) \le 3.6$		0.2		0.6	μA
ΔI_{OFF}	Additional Power Off Leakage Current	0V to 0.2V	V_{IN} or $V_{O} = 0V$ to 3.6V		0.2		0.6	μΔ
Icc	Quiescent Supply	0.8V to 3.6V	V _{IN} - V _{CC} or GND		0.5		0.9	μΑ
	Current		$V_{CC} \leq V_{IN} \leq 3.6$				±0.9	
Δl _{CC}	Increase in I _{CC} per Input	3.3V	V _{IN} = V _{CC} -0.6V		40.0		50.0	μA

AC Electrical Characteristics

Symbol	Parameter	V _{cc}	Conditions	1	+25°	С		40 to 5°C	Units	Figure
				Min.	Тур.	Max	Min	Max		
		0.80			25.1					
		$1.10 \le V_{CC} \le 1.30$		2.8	8.6	12.6	2.5	13.0		
		$1.40 \le V_{CC} \le 1.60$	0.550.440	2.3	5.2	7.6	2.5	8.2		
		$1.65 \leq V_{CC} \leq 1.95$	$C_L=5pF, R_L=1M\Omega$	2.1	4.3	6.2	2.0	6.8		
		$2.30 \leq V_{CC} \leq 2.70$		1.9	3.3	4.8	1.7	5.3		
		$3.00 \leq V_{CC} \leq 3.60$		1.6	3.1	3.9	1.5	4.1		
		0.80			29.4					
		$1.10 \le V_{CC} \le 1.30$		3.2	9.4	14.3	•	14		1,5
		$1.40 \le V_{CC} \le 1.60$	C _L =10pF,	2.6	6.3	8.7	5	9.4		OF
		$1.65 \leq V_{CC} \leq 1.95$	$R_L=1M\Omega$	2.2	4.9	7.0	2.	.8	N	
		$2.30 \leq V_{CC} \leq 2.70$		2.0	2	7.2	1.1	5.8		
		$3.00 \leq V_{CC} \leq 3.60$		1.	3.6	4	1.7	4.9		
$t_{\text{PHL}},t_{\text{PLH}}$	Propagation Delay	0.80			31.		Z(O)		ns	Figure 10 Figure 11
	,	$1.10 \le V_{CC} \le 1.30$		3	6	16.0	3.2	(r.7	(
	7	$1.40 \le V_{CC} \le 1.60$	C _L =15,	2.9	6.3	9.6	3.1	10.4		
		$1.65 \leq V_{CC} \leq 1.95$	Γ =1MΩ	2.4	5.4	7.8	9	8.7		
		2.30 ≤ V _{CC} < ^ ¬¬		2.3	4.7	5.3	2.1	5.5		
		3.00 ≤ V(≤ 3.60		2.0	4.0	5.1	1.3	5.5		
		0.80	COM	C	32.1	2/1/				
		10 ≤ 1 2 ≤ 1.30	C _L =30pF.	3.4	9.5	18.5	3.4	19.0		
		$1.40 \le V_{CC} \le 1.00$	$R_L=1M\Omega$	3.1	5.9	10.5	3.1	11.0		
		1.65 < V _{CC} ≤ 1.95	0 71	1.8	4.8	8.7	1.8	9.5		
		$2.30 \le V_{CC} \le 2.70$	/ / / / ·	1.7	3.7	6.5	1.7	7.1		
	Input	3.00 ≤ V _{C(1} ≤ 3.50	- NIII	1.3	3.1	5.6	1.3	6.3		
Cir	Capacitance	0/0/6			2.1				pF	
C _{CUT}	Output Capacitance	DRV			3,0				pF	
12		0.80			1.7					
	Davis	$1.10 \le V_{CC} \le 1.30$			1.8					
C _{PD}	Power Dissipation	$1.40 \le V_{CC} \le 1.60$	V _{IN} =0V or V _{CC} ,		1.81				pF	
	Capacitance	$1.65 \le V_{CC} \le 1.95$	f=10MHz		1.84					\mathbb{R}^{1}
		$2.30 \leq V_{CC} \leq 2.70$			2.1					
		$3.00 \leq V_{CC} \leq 3.60$			2.5					

AC Loadings and Waveforms




Figure 10. AC Test Circuit





Figure 11. AC Waveforms

Sumt V _{cc}					
Symb	$3.3V \pm 0.3V$ $2.5Y \pm 0.2V$	1.8V ± 0.15V	1.5V ± 0.10V	1.2V ± 0.10V	V8.0
	V _{cc} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2
V _{ms}	Vcc/2 Vcc/2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2

Physical Dimensions



- 1. ONFORMS TO JEDEC ST/ND ARD M0-252 VARIATION UAAD 2. MENSIONS ARE IN MILLIMETERS DRAWING CONFORMS TO ASME Y14.5M-1994 4. FILENAME AND REVISION: MACUSAREV4

- PIN ONE IDENTIFIER IS 2X LENGTH OF ANY
- OTHER LINE IN THE MARK CODE LAYOUT.

Figure 12. 6-Lead, MicroPak™, 1.0mm Wide

Package a wings are provided as a service to customers considering Fairchild components. Drawings may change in any manner vithout notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or extain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

Tape and Reel Specifications

Please visit Fairchild Semiconductor's online packaging area for the most recent tape and reel specifications: http://www.fairchildsemi.com/products/logic/pdf/micropak_tr.pdf.

Package Designator	Tape Section	Tape Section Cavity Number		Cover Type Status
	Leader (Start End)	125 (Typical)	Empty	Sealed
L6X	Carrier	5000	Filled	Sealed
	Trailer (Hub End)	75 (Typical)	Empty	Sealed

Physical Dimensions




Figure 13. 6-Lead, MicroPak2™, 1x1mm Body, .35mm Pitch

Package crawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify c. obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which rowers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

Tape and Reel Specifications

Please visit Fairchild Semiconductor's online packaging area for the most recent tape and reel specifications: http://www.fairchildsemi.com/packaging/MicroPAK2 6L tr.pdf.

Package Designator	Tape Section	Cavity Number	Cavity Status	Cover Type Status
	Leader (Start End)	125 (Typical)	Empty	Sealed
FHX	Carrier	5000	Filled	Sealed
	Trailer (Hub End)	75 (Typical)	Empty	Sealed





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT** CTL™ Current Transfer Logic™

DEUXPEED[®] Dual Cool™ EcoSPARK® EfficientMax™ ESBC™ **R**

airchild® Fairchild Semiconductor® FACT Quiet Series™ FACT

FastvCore™ FETBench™ FlashWriter®*

FAST®

PDP SPM™

F-PFSTM

FRFET

Gmax™

GTO™

Green FPS™

IntelliMAX™ ISOPLANAR™

MegaBuck™

MicroFET™

MicroPak™

MicroPak2™

MillerDrive™

MotionMax™

Motion-SPM™

OPTOLOGIC®

OPTOPLANAR®

OptoHiT™

MICROCOUPLER™

Green FPS™ e-Series™

Power-SPM™ PowerTrench[®] Global Power ResourceSM PowerXS™

Programmable Active Droop™

QFET' QSTM Quiet Series™

RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™ SPM® STEALTH** SuperFET® SuperSOT**-3 SuperSOT™-6 SuperSOT7"-8

SupreMOt Sync T™

SYSTEM ®* The Power Franchise®

TinyBoost** TinyBuck™ TinyCalc™

AYOr "nyPowei PWMT Vire*

TRULCURRENT W erDes™

Ultra FRFET™ UniFE1 " VCY14 ′is ≀a..Max™

DISCLAIMER

RESWITHOUT FURTHER NOTICET MANY PRODUCTS HEREIN TO IMPROVE FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO RELIABILITY, FUNCTION, OR DESIGN. FARCHITY AND SOURCE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOT LIT CO. YAI LICENSE UNDER 115 PALENT RIGHT.), NORTHER 19HT:) OF OTHERS, THESE SPECIFICATIONS DO NOT EXPAND THE TELLS OF FAIL HILL WORLDWILE TELMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS

LIFE SUPPORT POLICY

RIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE FAIRCHILD'S PRODUCTS ARE OT AUTH EXPRESS WRITT ALL ROVA *FAIF HILD SEMICONDUCTOR CORPORATION.

As used hem

 Life s. ort devices or stems are clevicals or systems which, (a) are independent of surrouting antimothe body or (b) support in sustain life, and it was a farmer to perform when properly used in accordance. ruc. Is for use provided in the abelian, can be reasonably expec I to result in a significant injury of the user.

A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

AN TERFEITING POLICY

Fairch, a Semicor du tur. Corporation's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterferring of semiconductor parts is a or which publism in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Custome is who inadvertently purchase counte feit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongrie courages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page also de above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Source's, Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed Full Production		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 150

^{*} Trademarks of System General Corporation, used under licenth by Fairc. Semico.