Quad 2:1 Multiplexer/ Demultiplexer Bus Switch

74FST3257

The **onsemi** 74FST3257 is a quad 2:1, high performance multiplexer/demultiplexer bus switch. The device is CMOS TTL compatible when operating between 4 and 5.5 Volts. The device exhibits extremely low $R_{\rm ON}$ and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

Features

- $R_{ON} < 4 \Omega$ Typical
- Less Than 0.25 ns-Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible
- Pin-For-Pin Compatible With QS3257, FST3257, CBT3257
- All Popular Packages: SOIC-16, TSSOP-16, QFN16
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




Figure 1. 16-Lead Pinout Diagrams

S	OE Function	
Х	Н	Disconnect
L	L	A = B ₁
Н	L	A = B ₂

Figure 2. Truth Table

1

MARKING DIAGRAMS FST3257G **AWLYWW** SOIC-16 **D SUFFIX** 8888 **CASE 751B** A A A A A A A A **FST** 3257 ALYW = TSSOP-16 **DT SUFFIX** CASE 948F





A = Assembly Location
WL, L = Wafer Lot
Y = Year
WW, W = Work Week
G or = = Pb-Free Package
(Note: Microdot may be in either location)


PIN NAMES

Pin	Description
ŌĒ₁, ŌĒ₂	Bus Switch Enables
S ₀ , S ₁	Select Inputs
A	Bus A
B ₁ , B ₂ , B ₃ , B ₄	Bus B

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

74FST3257



ORDERING INFORMATION

Device Order Number	Package	Shipping [†]
74FST3257DR2G	SOIC-16	OF CO. Linita / Tana & David
NLV74FST3257DR2G*	(Pb-Free)	2500 Units / Tape & Reel
74FST3257DTR2G	TSSOP-16	2500 Units / Tape & Reel
EN, LIPES	(Pb-Free)	
74FST3257MNTWG	QFN16	3000 Units / Tape & Reel
115 25	(Pb-Free)	
74FST3257MN2TWG	QFN16	3000 Units / Tape & Reel
*	(Pb-Free)	(4mm pitch carrier tape)

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

74FST3257

MAXIMUM RATINGS

Symbol	Parameter	Value	Units
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V
V _I	DC Input Voltage	-0.5 to +7.0	V
V _O	DC Output Voltage	-0.5 to +7.0	V
I _{IK}		-50	mA
lok	DC Output Diode Current V _O < GND	-50	mA
Io	DC Output Sink Current	128	mA
I _{CC}	DC Supply Current per Supply Pin	±100	mA
I _{GND}	DC Ground Current per Ground Pin	±100	mA
T _{STG}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	J ∘C
TJ	Junction Temperature Under Bias	+150	°C
ALθ	Thermal Resistance SOIC TSSOP QFN	125 170 N/A	°C/W
MSL	Moisture Sensitivity	Level 1	
F _R	Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	> 2000 > 200 N/A	V
I _{Latchup}	Latchup Performance Above V _{CC} and Below GND at 85°C (Note 4)	±500	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Tested to EIA/JESD22-A114-A.
 Tested to EIA/JESD22-A115-A.
 Tested to JESD22-C101-A.

- 4. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Units
V _{CC}	Supply Voltage Operating, Data Retention Only		4.0	5.5	٧
VI	Input Voltage (Note 5)			5.5	٧
V _O	Output Voltage (HIGH or LOW State)		0	5.5	٧
T _A	Operating Free-Air Temperature		-40	+85	°C
Δt/ΔV		vitch Control Input CC = 5.0 V ± 0.5 V	0	DC 5	ns/V

5. Unused control inputs may not be left open. All control inputs must be tied to a high or low logic input voltage level.

74FST3257

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	T _A =	–40°C to +	85°C	
Symbol	Parameter	Conditions	(V)	Min	Тур*	Max	Units
V _{IK}	Clamp Diode Voltage	I _{IN} = −18 mA	4.5			-1.2	V
V _{IH}	High-Level Input Voltage		4.0 to 5.5	2.0			V
V _{IL}	Low-Level Input Voltage		4.0 to 5.5			0.8	V
I _I	Input Leakage Current	0 ≤ V _{IN} ≤ 5.5 V	5.5			±1.0	μΑ
l _{OZ}	Off-State Leakage Current	0 ≤ A, B ≤ V _{CC}	5.5			±1.0	μΑ
R _{ON}	Switch On Resistance (Note 6)	V _{IN} = 0 V, I _{IN} = 64 mA	4.5		4	7	Ω
		V _{IN} = 0 V, I _{IN} = 30 mA	4.5		4	7	
		V _{IN} = 2.4 V, I _{IN} = 15 mA	4.5		8	15	
		V _{IN} = 2.4 V, I _{IN} = 15 mA	4.0		11	20	
I _{CC}	Quiescent Supply Current	V _{IN} = V _{CC} or GND, I _{OUT} = 0	5.5			3	μΑ
Δl _{CC}	Increase In I _{CC} per Input	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5			2.5	mA

AC ELECTRICAL CHARACTERISTICS

		T_{A} = -40°C to +85°C C_{L} = 50 pF, RU = RD = 500 Ω					
		MD	V _{CC} = 4	,5-5.5 V	V _{CC} =	4.0 V	
Symbol	Parameter	Conditions	Min	Max	Min	Max	Units
t _{PHL} ,	Prop Delay Bus to Bus (Note 7)	V _I = OPEN	171	0.25		0.25	ns
t _{PLH}	Prop Delay, Select to Bus A	ECCOR OR	1.0	4.7		5.2	
t _{PZH} ,	Output Enable Time, Select to Bus B	$V_I = 7 \text{ V for } t_{PZL}$	1.0	5.2		5.7	ns
t _{PZL}	Output Enable Time, I _{OE} to Bus A, B	$V_I = OPEN \text{ for } t_{PZH}$	1.0	5.1		5.6	
t _{PHZ} ,	Output Disable Time, Select to Bus B	V _I = 7 V for t _{PLZ}	1.0	5.2		5.5	ns
t _{PLZ}	Output Disable Time, IOE to Bus A, B	V _I = OPEN for t _{PHZ}	1.0	5.5		5.5	

^{7.} This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

CAPACITANCE (Note 8)


Symbol	Parameter	Conditions	Тур	Max	Units
C _{IN}	Control Pin Input Capacitance	V _{CC} = 5.0 V	3		pF
C _{I/O}	A Port Input/Output Capacitance	V_{CC} , $\overline{OE} = 5.0 \text{ V}$	7		pF
C _{I/O}	B Port Input/Output Capacitance	V_{CC} , $\overline{OE} = 5.0 \text{ V}$	5		pF

^{8.} $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested.

^{*}Typical values are at V_{CC} = 5.0 V and T_A = 25°C.

6. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Loading and Waveforms



NOTES:

- 1. Input driven by 50 Ω source terminated in 50 $\Omega.$
- 2. CL includes load and stray capacitance.
- $*C_L = 50 pF$

Figure 4. AC Test Circuit




Figure 5. Propagation Delays





Figure 6. Enable/Disable Delays



DETAIL A

е

e/2



⊕ 0.15 C A B

16X b

Ф 0.05 C NOTE 3

0.10 C A B

E2

BOTTOM VIEW

DATE 11 DEC 2008

NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSIONS & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL.
 COPLANARITY APPLIES TO THE EXPOSED
- PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.80	1.00		
A1	0.00	0.05		
A3	0.20	REF		
b	0.20	0.30		
D	2.50	BSC		
D2	0.85	1.15		
E	3.50	BSC		
E2	1.85	2.15		
е	0.50	BSC		
K	0.20			
L	0.35	0.45		
L1		0.15		

GENERIC MARKING DIAGRAM*




= Specific Device Code XXXX Α = Assembly Location

= Wafer Lot L Υ = Year W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location) *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■" may or may not be present. Some products may not follow the Generic Marking.

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON36347E	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	QFN16, 2.5X3.5, 0.5P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.







SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M


DATE 18 OCT 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







	MILLIMETERS				
DIM	MIN	NOM	MAX		
А	1.35	1.55	1.75		
A1	0.10	0.18	0.25		
A2	1.25	1.37	1.50		
b	0.35	0.42	0.49		
С	0.19	0.22	0.25		
D		9.90 BSC			
Е		6.00 BSC			
E1	3.90 BSC				
е		1.27 BSC			
h	0.25		0.50		
L	0.40	0.83	1.25		
L1		1.05 REF			
Θ	0.		7.		
TOLERAN	CE OF FC	RM AND	POSITION		
aaa		0.10			
bbb	0.20				
ccc	0.10				
ddd		0.25	·		
eee		0.10			



RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 1 OF 2	


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B

ISSUE M

DATE 18 OCT 2024

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


STYLE 1:		STYLE 2:		STYLE 3:	S	TYLE 4:	
	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
	BASE	2.	ANODE	2.	BASE. #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER. #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	
	EMITTER	12.	CATHODE	12.		12.	
13.	BASE	13.		13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT)		
3.	DRAIN. #2				COMMON DOMINI (OLITOLIT)		
	שוויאווי, דב	3.	CATHODE	3.	COMMON DRAIN (OUTPUT)		
4.		3. 4.	CATHODE	3. 4.			
4. 5.	DRAIN, #2 DRAIN, #3		CATHODE CATHODE		GATE P-CH COMMON DRAIN (OUTPUT)		
5. 6.	DRAIN, #2 DRAIN, #3 DRAIN, #3	4. 5. 6.	CATHODE CATHODE CATHODE	4. 5. 6.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4	4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE	4. 5. 6. 7.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4	4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE CATHODE	4. 5. 6. 7. 8.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH		
5. 6. 7. 8.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	4. 5. 6. 7. 8.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH		
5. 6. 7. 8. 9.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4	4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	4. 5. 6. 7. 8. 9.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	4. 5. 6. 7. 8. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE	4. 5. 6. 7. 8. 9. 10.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3	4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	4. 5. 6. 7. 8. 9. 10. 11.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2	4. 5. 6. 7. 8. 9. 10. 11. 12.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH		
5. 6. 7. 8. 9. 10. 11. 12. 13.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 GATE, #4 GATE, #3 SOURCE, #3 GOURCE, #3 GOURCE, #2 SOURCE, #2	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 GATE, #1	4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11. 12. 13.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 GATE, #4 GATE, #3 SOURCE, #3 GOURCE, #3 GOURCE, #2 SOURCE, #2	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT)		

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1.27P		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DATE 19 OCT 2006






TSSOP-16 WB

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL
- IN TERLEAD FLASH OH PROTHOSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
М	0 °	8 °	0 °	8 °	

RECOMMENDED SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales