

August 2001 Revised August 2024

#### 74LCXZ16244

# Low Voltage 16-Bit Buffer/Line Driver with 5V Tolerant Inputs and Outputs

#### **General Description**

The LCXZ16244 contains sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

When  $V_{CC}$  is between 0 and 1.5V, the LCXZ12644 is in the high impedance state during power up or power down. This places the outputs in high impedance (Z) state preventing intermittent low impedance loading or glitching in bus oriented applications.

The LCXZ16244 is designed for low voltage (2.7V or 3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment.

The LCXZ16244 is fabricated with an advanced Cl \(^{\scrt{S}}\) technology to achieve high speed operation while maintaing CMOS low power dissipation.

#### **Features**

- 5V tolerant inputs and outputs
- Guaranteed power up/down high impedance
- Supports live insertion/withdrawal
- 2.7V-3.6V V<sub>CC</sub> specifications pr
- 4.5 ns  $t_{PD}$  max  $(V_{CC} = 3.0)^{1/2}$  20 \  $I_{CC}$  | 1x
- $\blacksquare$  ±24 mA output drive (\ \ \ \ \ \ = ? \ \ \ \)
- Implements patents not (EMI duction circulary
- Latch-up pen mance xce .s 500 inA
- ESD performan
  - H. 50 model > 2000%
  - 1ac. ne muuel > 200V
- Also pactaged in plastic Fine Pitch Ball Grid Array (FBG...) (Preliminary)


# **Ordering Code:**

Order Number	Par' e l mber	Package Description
74LCXZ16244GX (Note 1)		54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74LCXZ16° A (Note 2)	+8A	8-Lead Smail Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCXZ16. 4MT' (Note 2)	NITD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: BGA package available in Tape and Keel only


Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

#### Logic Symbo



# **Connection Diagrams**

Pin Assignment for SSOP and TSSOP



Pin Assignment fo FBGA



**Pin Descriptions** 

Pin Names	Description
$\overline{OE}_n$	Output Enable Input (Active LOW)
I <sub>0</sub> -I <sub>15</sub>	Inputs
I <sub>0</sub> -I <sub>15</sub> O <sub>0</sub> -O <sub>15</sub>	Outputs
NC	No Connect

# **FBGA Pin Assignments**

		1	2	3	4	5	6
	Α	O <sub>0</sub>	NC	OE <sub>1</sub>	OE <sub>2</sub>	NC	I <sub>0</sub>
ſ	В	O <sub>2</sub>	O <sub>1</sub>	NC	NC	I <sub>1</sub>	l <sub>2</sub>
ſ	С	O <sub>4</sub>	O <sub>3</sub>	VCC	V <sub>C</sub> C	l <sub>3</sub>	I <sub>4</sub>
ĺ	D	O <sub>6</sub>	O <sub>5</sub>	C 0	6 2	I <sub>5</sub>	I <sub>6</sub>
ĺ	Е	Ο <sub>8</sub>	0	GN.	G)	17	l <sub>8</sub>
Ī	F	O <sub>10</sub>		NDن	ND	9	I <sub>10</sub>
ĺ	G	O <sub>12</sub>	O <sub>1i</sub>	VJC	Vcc	I <sub>11</sub>	I <sub>12</sub>
	Н	4	13	NC	NC	I <sub>13</sub>	I <sub>14</sub>
		O <sub>15</sub>	NC	OE <sub>4</sub>	OE <sub>3</sub>	NC	I <sub>15</sub>

# ru 'n Tables

Inp	uts	Outputs
ŌĒ <sub>1</sub>	j3	O <sub>0</sub> -O <sub>3</sub>
1,10,1	ÇO L	L
1 7 1	Н	Н
	X	Z

Inp	Outputs	
OE <sub>2</sub>	I <sub>4</sub> –I <sub>7</sub>	O <sub>4</sub> -O <sub>7</sub>
L	L	L
L	Н	Н
Н	X	Z

Inputs		Outputs
ŌE <sub>3</sub>	I <sub>8</sub> –I <sub>11</sub>	O <sub>8</sub> -O <sub>11</sub>
L	L	L
L	Н	Н
Н	X	Z

Inputs		Outputs
OE <sub>4</sub> I <sub>12</sub> –I <sub>15</sub>		O <sub>12</sub> -O <sub>15</sub>
L	L	L
L	Н	Н
Н	X	Z

- H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial


- Z = High Impedance

# **Functional Description**

The LCXZ16244 contains sixteen non-inverting buffers with 3-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The

3-STATE outputs are controlled by an Output Enable  $(\overline{OE}_n)$  input for each nibble. When  $\overline{OE}_n$  is LOW, the outputs are in 2-state mode. When  $\overline{OE}_n$  is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

#### **Logic Diagram**



# Absolute Maximum Ratings(Note 3)

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	−0.5 to +7.0		V
VI	DC Input Voltage	−0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE or V <sub>CC</sub> = 0–1.5V	V
		$-0.5$ to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 4)	v
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	V <sub>O</sub> > V <sub>CC</sub>	11171
Io	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

# **Recommended Operating Conditions** (Note 5)

Symbol	Parameter	May	Units
V <sub>CC</sub>	Supply Voltage Dei 1g 2.7	3.6	V
V <sub>I</sub>	Input Voltage	5.5	V
Vo	Output Voltage 1 3H LOV State 10	V <sub>CC</sub>	V
	$\tau_{V}$ or $\Lambda_{CC} = OF_{C}$ 0	5.5	V
I <sub>OH</sub> /I <sub>OL</sub>	Output Current $ \begin{array}{c c} \hline V_{CC} = 3.0 \ \hline \end{array} \begin{array}{c} V_{CC} = 3.0 \ \hline \end{array} \begin{array}{c} 3.0 \ $	124	mA
	$V_{CC} = 2.7V - 3.0V_{CC}$	±12	IIIA
T <sub>A</sub>	Free-Air Operating Temperature	85	°C
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V	10	ns/V

Note 3: The Absolute Maximum Ratings are the strice of the safety of the device cannot be giran itsed. The device should not be operated at these limits. The parametric values define the conditions at the safety of the device cannot be giran itsed. The device should not be operated at the absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions to the conditions of the conditions at the conditions at

Note 4: I<sub>O</sub> Absolute Maximum Ra g must be

Note 5: Unused inputs must be hand HIGH Co. OW. They may not float.

#### DC Electrical anacteristics

Sy: Jo	Parameter	Conditions	V <sub>CC</sub>	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units
اد Sy	Faidilete		(V)	Min	Max	Ullits
V <sub>IH</sub>	H' I Level Input Voltage	(A)	2.7 – 3.6	2.0		V
V <sub>IL</sub>	LOW Lave! Input Voltage	<u> </u>	2.7 – 3.6		0.8	V
V <sub>OH</sub>	FiGH Level Output √oltage	$I_{OH} = -100 \mu A$	2.7 – 3.6	V <sub>CC</sub> - 0.2		
	- OK	I <sub>OH</sub> = -12 mA	2.7	2.2		V
115	OE'	I <sub>OH</sub> = -18 mA	3.0	2.4		- V
MI		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7 – 3.6		0.2	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	V
		I <sub>OL</sub> = 24 mA	3.0		0.55	
I <sub>I</sub>	Input Leakage Current	$0 \le V_I \le 5.5V$	2.7 – 3.6		±5.0	μΑ
l <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 5.5V$ $V_I = V_{IH} \text{ or } V_{II}$	2.7 – 3.6		±5.0	μА
I <sub>OFF</sub>	Power-Off Leakage Current	$V_1$ or $V_0 = 5.5V$	0		10	μА
I <sub>PU/PD</sub>	Power Up/Down	$V_O = 0.5V$ to $V_{CC}$	0 – 1.5		±5.0	μА
	3-STATE Output Current	$V_I = GND \text{ or } V_{CC}$				
Icc	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.7 – 3.6		225	μА
		$3.6V \le V_I, V_O \le 5.5V \text{ (Note 6)}$	2.7 – 3.6		±225	F-1, (
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 – 3.6		500	μΑ

# **AC Electrical Characteristics**

		T <sub>A</sub>	= -40°C to +8	85°C, R <sub>L</sub> = 50	Ω 00	
Symbol	Parameter	$V_{CC} = 3.3V \pm 0.3V$ $C_L = 50 \text{ pF}$		V <sub>CC</sub> = 2.7V C <sub>L</sub> = 50 pF		Units
Зупівої	Parameter					
		Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	1.0	4.5	1.0	5.2	20
t <sub>PLH</sub>	Data to Output	1.0	4.5	1.0	5.2	ns
t <sub>PZL</sub>	Output Enable Time	1.0	5.5	1.0	6.3	ns
$t_{PZH}$		1.0	5.5	1.0	6.3	115
t <sub>PLZ</sub>	Output Disable Time	1.0	5.4	1.0	5.7	20
$t_{PHZ}$		1.0	5.4	1.0	5.7	ns
toshl	Output to Output Skew (Note 7)		1.0			ns
t <sub>OSLH</sub>			1.0			113
					4.4	

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parr aranteed by design.

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>C</sub> r	T <sub>A</sub> = 25 C	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	C <sub>L</sub> = 50 pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> =	3.2	0.8	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3V$	3.3	-0.8	V

# Capacitance

Symbol	Parameter		Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	C	$= Op_{C,I}, V_I = OV \supset_I V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance		= 3.3V, V <sub>1</sub> = 0V or V <sub>CC</sub>	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	V <sub>CC</sub>	= 3 3 $\frac{1}{1} \frac{1}{1} = 0 \text{ V or } \frac{1}{1} = 10 \text{ M/Hz}$	20	pF

# AC LOADING and WAVEFORMS Generic for LCX Family





FIGURE 1. AC Test Circuit (C<sub>L</sub> includes probe and jig capacitance)


V <sub>I</sub>	CL
6V for V <sub>CC</sub> = 3.3V, 2.7V	50 pF




Waveform for Inverting and Non-Inverting Functions




STAT. Out, at High Enable and Discole Times to Logic



Propagation C ay. Puls. "'-' , and trec waveform.



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic








FIGURE 2. Waveforms (Input Characteristics; f = 1 MHz,  $t_r = t_f = 3 \text{ ns}$ )

Symbol	V <sub>cc</sub>		
Cynnbon	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	
V <sub>mi</sub>	1.5V	1.5V	
V <sub>mo</sub>	1.5V	1.5V	
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	
V <sub>y</sub>	V <sub>OH</sub> – 0.3V	$V_{OH} - 0.3V$	









#### 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative