

# Octal Buffer/Line Driver with 3-State Outputs

# 74VHC541

# **General Description**

The VHC541 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.


The VHC541 is an octal buffer/line driver designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers.

This device is similar in function to the VHC244 while providing flow–through architecture (inputs on opposite side from outputs). This pinout arrangement makes this device especially useful as an output port for microprocessors, allowing ease of layout and greater PC board density.

An input protection circuit insures that  $0\ V$  to  $5.5\ V$  can be applied to the input pins without regard to the supply voltage. This device can be used to interface  $5\ V$  to  $3\ V$  systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

#### **Features**

- High Speed:  $t_{PD} = 3.5 \text{ ns}$  (Typ) at  $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 4.0 \,\mu\text{A}$  (Max) at  $T_A = 25^{\circ}\text{C}$
- High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (Min)
- Power Down Protection is Provided on All Inputs
- Low Noise:  $V_{OLP} = 0.9 \text{ V (Typ)}$
- Pin and Function Compatible with 74HC541
- These are Pb-Free Devices






Figure 1. Connection Diagram


Figure 2. Logic Symbol

1



TSSOP-20 CASE 948AQ

#### MARKING DIAGRAM



XXXXXX = Specific Device Code A = Assembly Location

L = Wafer Lot Y = Year W = Work Week ■ Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN DESCRIPTIONS**

PIN NAME	DESCRIPTIONS
OE <sub>1</sub> , OE <sub>2</sub>	3-STATE Output Enable Inputs
I <sub>0</sub> - I <sub>7</sub>	Inputs
O <sub>0</sub> - O <sub>7</sub>	3-STATE Outputs

#### **TRUTH TABLE**

	Inputs	Outputo	
OE <sub>1</sub>	OE <sub>2</sub>	I	Outputs
L	L	Н	Н
Н	X	X	Z
X	Н	X	Z
L	L	L	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

#### 74VHC541

# **ABSOLUTE MAXIMUM RATINGS** (Note 1)

Symbol	Parameter	Value	Unit	
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +6.5	V	
V <sub>IN</sub>	DC Input Voltage	DC Input Voltage		
V <sub>OUT</sub>	DC Output Voltage		-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Current		±20	mA
I <sub>OUT</sub>	DC Output Current		±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±75	mA	
I <sub>IK</sub>	Input Clamp Current	-20	mA	
lok	Output Clamp Current	±20	mA	
T <sub>STG</sub>	Storage Temperature Range	Storage Temperature Range		
TL	Lead Temperature, 1 mm from Case for 10 s	Lead Temperature, 1 mm from Case for 10 s		
TJ	Junction Temperature Under Bias	Junction Temperature Under Bias		°C
$\theta_{\sf JA}$	Thermal Resistance (Note 2)		150	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 25°C		833	mW
MSL	Moisture Sensitivity	Level 1	-	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.540 in	-
V <sub>ESD</sub>	ESD Withstand Voltage (Note 3)	Human Body Model Charged Device Model	2000 N/A	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Applicable to devices with outputs that may be tri-stated.
- Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
   HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

# RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage	2.0	5.5	V
V <sub>IN</sub>	DC Input Voltage (Note 4)	0	5.5	V
V <sub>OUT</sub>	DC Output Voltage (Note 4)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature	-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Rate $V_{CC} = 3.0 \text{ V to } 3.6$ $V_{CC} = 4.5 \text{ V to } 5.5$		100 20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

4. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

#### 74VHC541

# DC ELECTRICAL CHARACTERISTICS

			V <sub>CC</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°0	C to +85°C	
Symbol	Parameter	Conditions	(V)	Min	Тур	Max	Min	Max	Unit
V <sub>IH</sub>	HIGH Level Input Voltage		2.0 3.0 to 5.5	1.50 V <sub>CC</sub> x 0.7			1.50 V <sub>CC</sub> x 0.7		>
V <sub>IL</sub>	LOW Level Input Voltage		2.0 3.0 to 5.5			0.50 V <sub>CC</sub> x 0.3		0.50 V <sub>CC</sub> x 0.3	٧
V <sub>OH</sub>	HIGH Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50  \mu\text{A}$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		٧
		$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OH} = -4$ mA $I_{OH} = -8$ mA	3.0 4.5	2.58 3.94			2.48 3.80		
V <sub>OL</sub>	LOW Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu A$	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1	<b>&gt;</b>
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	3.0 4.5			0.36 0.36		0.44 0.44	
I <sub>OZ</sub>	3-STATE Output Off-State Current	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = V <sub>CC</sub> or GND	5.5			±0.25		±2.5	μΑ
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = 5.5 V or GND	0 to 5.5			±0.1		±1.0	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5			4.0		40.0	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

# **NOISE CHARACTERISTICS**

			V <sub>CC</sub>	T <sub>A</sub> =	25°C	
Symbol	Parameter	Conditions	(V)	Тур	Max	Unit
V <sub>OLP</sub> (Note 5)	Quiet Output Maximum Dynamic V <sub>OL</sub>	C <sub>L</sub> = 50 pF	5.0	0.9	1.2	V
V <sub>OLV</sub> (Note 5)	Quiet Output Minimum Dynamic V <sub>OL</sub>	C <sub>L</sub> = 50 pF	5.0	-0.8	-1.0	V
V <sub>IHD</sub> (Note 5)	Minimum HIGH Level Dynamic Input Voltage	C <sub>L</sub> = 50 pF	5.0		3.5	V
V <sub>ILD</sub> (Note 5)	Maximum LOW Level Dynamic Input Voltage	C <sub>L</sub> = 50 pF	5.0		1.5	V

<sup>5.</sup> Parameter guaranteed by design.

#### 74VHC541

### **AC ELECTRICAL CHARACTERISTICS**

				V <sub>CC</sub>		T <sub>A</sub> = 25°C		$T_A = -40^{\circ}$	°C to 85°C	
Symbol	Parameter	Condi	tions	(V)	Min	Тур	Max	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Time		$C_L = 15 pF$ $C_L = 50 pF$	3.3 ±0.3		5.0 7.5	7.0 10.5	1.0 1.0	8.5 12.0	ns
			C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	5.0 ±0.5		3.5 5.0	5.0 7.0	1.0 1.0	6.0 8.0	
t <sub>PZL</sub> , t <sub>PZH</sub>	3-STATE Output Enable TIme	$R_L = 1 \text{ k}\Omega$	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	3.3 ±0.3		6.8 9.3	10.5 14.0	1.0 1.0	12.5 16.0	ns
		R <sub>L</sub> = 1 kΩ	$C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$	5.0 ±0.5		4.7 6.2	7.2 9.2	1.0 1.0	8.5 10.5	
t <sub>PLZ</sub> ,	3-STATE Output	$R_L = 1 \text{ k}\Omega$	C <sub>L</sub> = 50 pF	3.3 ±0.3		11.2	15.4	1.0	17.5	ns
t <sub>PHZ</sub>	Disable Time	R <sub>L</sub> = 1 kΩ	C <sub>L</sub> = 50 pF	5.0 ±0.5		6.0	8.8	1.0	10.0	
t <sub>OSLH</sub> ,	Output to Output	(Note 6)	C <sub>L</sub> = 50 pF	3.3 ±0.3			1.5		1.5	ns
<sup>t</sup> OSHL	Skew	(Note 6)	C <sub>L</sub> = 50 pF	5.0 ±0.5			1.0		1.0	ns
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = Open				4	10		10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 5.0 V				6				pF
C <sub>PD</sub>	Power Dissipation Capacitance	(Note 7)				18				pF

# **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
74VHC541MTC	VHC 541	TSSOP-20	75 Units / Tube
74VHC541MTCX	VHC 541	TSSOP-20	2500 Units / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

 <sup>6.</sup> Parameter guaranteed by design. t<sub>OSLH</sub> = |t<sub>PLHmax</sub> - t<sub>PLHmin</sub>|; t<sub>OSHL</sub> = |t<sub>PHLmax</sub> - t<sub>PHLmin</sub>|.
 7. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (OPR.) =  $C_{PD} * V_{CC} * f_{IN} + I_{CC}/8$  (per bit).




# TSSOP20, 4.4x6.5 CASE 948AQ ISSUE A

**DATE 19 MAR 2009** 



SYMBOL	MIN	NOM	MAX		
А			1.20		
A1	0.05		0.15		
A2	0.80		1.05		
b	0.19		0.30		
С	0.09		0.20		
D	6.40	6.40 6.50			
Е	6.30	6.40	6.50		
E1	4.30	4.40	4.50		
е		0.65 BSC			
L	0.45	0.60	0.75		
L1	1.00 REF				
θ	0°		8°		

#### **TOP VIEW**



# Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-153.

DOCUMENT NUMBER:	98AON34453E	Electronic versions are uncontrolled except when accessed directly from the Document Repo- Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSSOP20, 4.4X6.5		PAGE 1 OF 1		

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales