Digital FET, Dual N-Channel

FDC6303N

V_{DSS}	$R_{DS(on)}$ MAX	I_D MAX
25 V	0.45 mΩ @ 4.5 V	0.68 A
	0.6 mΩ @ 2.7 V	



TSOT23 6−Lead
SUPERSOT™−6
CASE 419BL

General Description

These dual N−Channel logic level enhancement mode field effect transistors are produced using **onsemi**'s proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on−state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors in load switching applications. Since bias resistors are not required this one N−Channel FET can replace several digital transistors with different bias resistors like the IMHxA series.

Features

- 25 V, 0.68 A Continuous, 2 A Peak
  - $R_{DS(on)}$ = 0.6 Ω @ V_{GS} = 2.7 V
  - $R_{DS(on)}$ = 0.45 Ω @ V_{GS}= 4.5 V
- Very Low Level Gate Drive Requirements Allowing Direct Operation in 3 V Circuits, $V_{GS(th)}$ < 1.5 V
- Gate−Source Zener for ESD Ruggedness, >6 kV Human Body Model
- Replace Multiple NPN Digital Transistors (IMHxA Series) with One DMOS FET
- This Device is Pb−Free, Halide Free and is RoHS Compliant

MARKING DIAGRAM



303 = Specific Device Code
M = Date Code

PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS (T_A = 25°C, unless otherwise noted)

Symbol	Parameter	FDC6303N	Unit
V_{DSS}	Drain−Source Voltage	25	V
V_{GSS}	Gate−Source Voltage	8	V
I_D	Drain Current − Continuous − Pulsed	 0.68 2	A
P_D	Maximum Power Dissipation (Note 1a) (Note 1b)	 0.9 0.7	W
T_J, T_{STG}	Operating and Storage Temperature Range	−55 to 150	°C
ESD	Electrostatic Discharge Rating MIL−STD−883D Human Body Model (100 pf / 1500 Ohm)	6.0	kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS (T_A = 25°C, unless otherwise noted)

Symbol	Parameter	FDC6303N	Unit
$R_{\theta JA}$	Thermal Resistance, Junction−to−Ambient (Note 1a)	140	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction−to−Case (Note 1)	60	°C/W

ORDERING INFORMATION

Device	Package	Shipping†
FDC6303N	TSOT23 6−Lead, SUPERSOT−6 (Pb−Free, Halide Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

DMOS ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
BV_{DSS}	Drain−Source Breakdown Voltage	V_{GS} = 0 V, I_D = 250 μA	25	−	−	V
ΔBV_{DSS} / ΔT_J	Breakdown Voltage Temp. Coefficient	I_D = 250 μA, Referenced to 25°C	−	26	−	mV /°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 20 V, V_{GS} = 0 V	−	−	1	μA
		V_{DS} = 20 V, V_{GS} = 0 V, T_J = 55°C	−	−	10	μA
I_{GSS}	Gate − Body Leakage Current	V_{GS} = 8 V, V_{DS}= 0 V	−	−	100	nA
ON CHARACTERISTICS (Note 2)						
$\Delta V_{GS(th)}$ / ΔT_J	Gate Threshold Voltage Temp.Coefficient	I_D = 250 μA, Referenced to 25°C	−	−2.6	−	mV /°C
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250 μA	0.65	0.8	1.5	V
$R_{DS(on)}$	Static Drain−Source On−Resistance	V_{GS} = 4.5 V, I_D = 0.5 A	−	0.33	0.45	Ω
		V_{GS} = 4.5 V, I_D = 0.5 A, T_J =125°C	−	0.52	0.8	
		V_{GS} = 2.7 V, I_D = 0.2 A	−	0.44	0.6	
$I_{D(ON)}$	On−State Drain Current	V_{GS} = 2.7 V, V_{DS} = 5 V	0.5	−	−	A
g_{FS}	Forward Transconductance	V_{DS} = 5 V, I_D= 0.5 A	−	1.45	−	S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	V_{DS} = 10 V, V_{GS} = 0 V, f = 1.0 MHz	−	50	−	pF
C_{oss}	Output Capacitance		−	28	−	pF
C_{rss}	Reverse Transfer Capacitance		−	9	−	pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{D(on)}$	Turn − On Delay Time	V_{DD} = 6 V, I_D = 0.5 A, V_{GS} = 4.5 V, R_{GEN} = 50 Ω	−	3	6	ns
t_r	Turn − On Rise Time		−	8.5	18	ns
$t_{D(off)}$	Turn − Off Delay Time		−	17	30	ns
t_f	Turn − Off Fall Time		−	13	25	ns
Q_g	Total Gate Charge	V_{DS} = 5 V, I_D = 0.5 A, V_{GS} = 4.5 V	−	1.64	2.3	nC
Q_{gs}	Gate−Source Charge		−	0.38	−	nC
Q_{gd}	Gate−Drain Charge		−	0.45	−	nC
DRAIN−SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_S	Maximum Continuous Source Current		−	−	0.3	A
V_{SD}	Drain−Source Diode Forward Voltage	V_{GS} = 0 V, I_S = 0.5 A (Note 2)	−	0.83	1.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. $R_{\theta JA}$ is the sum of the junction−to−case and case−to−ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design. $R_{\theta JA}$ shown below for single device operation on FR−4 in still air.



a. 140°C/W on a 0.125 in^2 pad of 2 oz copper.



b. 180°C/W on a 0.005 in^2 of pad of 2oz copper.

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

TYPICAL ELECTRICAL CHARACTERISTICS



Figure 1. On−Region Characteristics



Figure 2. On−Resistance Variation with Drain Current and Gate Voltage



Figure 3. On−Resistance Variation with Temperature



Figure 4. On Resistance Variation with Gate−To−Source Voltage



Figure 5. Transfer Characteristics



Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 7. Gate Charge Characteristics



Figure 8. Capacitance Characteristics



Figure 9. Maximum Safe Operating Area



Figure 10. Single Pulse Maximum Power Dissipation



Figure 11. Transient Thermal Response Curve.

(Note: Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.)

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®

1

SCALE 2:1

TSOT23 6−Lead
CASE 419BL
ISSUE A

DATE 31 AUG 2020



TOP VIEW



FRONT VIEW

NOTE 4



SIDE VIEW



DETAIL A



LAND PATTERN
RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.25MM PER END. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.90	1.00	1.10
A1	0.00	0.05	0.10
A2	0.70	0.85	1.00
A3		0.25 BSC	
b	0.25	0.38	0.50
c	0.10	0.18	0.26
D	2.80	2.95	3.10
d		0.30 REF	
E	2.50	2.75	3.00
E1	1.30	1.50	1.70
e		0.95 BSC	
e1		1.90 BSC	
L1		0.60 REF	
L2	0.20	0.40	0.60
θ	0°	---	10°

GENERIC MARKING DIAGRAM*



XXX = Specific Device Code
M = Date Code
▪ = Pb−Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “ ▪”, may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	**98AON83292G**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION:	**TSOT23 6−Lead**	**PAGE 1 OF 1**

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales