

# Digital FET, Dual N-Channel FDC6303N

# **General Description**

These dual N-Channel logic level enhancement mode field effect transistors are produced using **onsemi**'s proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors in load switching applications. Since bias resistors are not required this one N-Channel FET can replace several digital transistors with different bias resistors like the IMHxA series.

# **Features**

- 25 V, 0.68 A Continuous, 2 A Peak
  - $R_{DS(on)} = 0.6 \Omega @ V_{GS} = 2.7 V$
  - $R_{DS(on)} = 0.45 \Omega @ V_{GS} = 4.5 V$
- Very Low Level Gate Drive Requirements Allowing Direct Operation in 3 V Circuits, V<sub>GS(th)</sub> < 1.5 V</li>
- Gate–Source Zener for ESD Ruggedness,
   >6 kV Human Body Model
- Replace Multiple NPN Digital Transistors (IMHxA Series) with One DMOS FET
- This Device is Pb-Free, Halide Free and is RoHS Compliant

# **ABSOLUTE MAXIMUM RATINGS** (T<sub>A</sub> = 25°C, unless otherwise noted)

Symbol	Parameter	FDC6303N	Unit
$V_{DSS}$	Drain-Source Voltage	25	V
$V_{GSS}$	Gate-Source Voltage	8	V
I <sub>D</sub>	Drain Current - Continuous - Pulsed	0.68 2	A
P <sub>D</sub>	Maximum Power Dissipation (Note 1a) (Note 1b)	0.9 0.7	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to 150	°C
ESD	Electrostatic Discharge Rating MIL-STD-883D Human Body Model (100 pf / 1500 Ohm)	6.0	kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# THERMAL CHARACTERISTICS (T<sub>A</sub> = 25°C, unless otherwise noted)

Symbol	Parameter	FDC6303N	Unit
R <sub>θ</sub> JA	Thermal Resistance, Junction-to-Ambient (Note 1a)	140	°C/W
R <sub>θ</sub> JC	Thermal Resistance, Junction-to-Case (Note 1)	60	°C/W

1

V <sub>DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
25 V	0.45 m $\Omega$ @ 4.5 V	0.68 A
	0.6 mΩ @ 2.7 V	




TSOT23 6-Lead SUPERSOT™-6 CASE 419BL

# **MARKING DIAGRAM**



303 = Specific Device Code M = Date Code

# **PIN CONNECTIONS**



# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDC6303N	TSOT23 6-Lead,	3000 / Tape &
	SUPERSOT-6	Reel
	(Pb-Free, Halide Free)	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **FDC6303N**

# **DMOS ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARACT	ERISTICS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	25	_	_	V
$\Delta BV_{DSS}$ / $\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	_	26	-	mV /°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	-	-	1	μΑ
		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$	-	-	10	μΑ
I <sub>GSS</sub>	Gate – Body Leakage Current	V <sub>GS</sub> = 8 V, V <sub>DS</sub> = 0 V	_	-	100	nA
ON CHARACTE	ERISTICS (Note 2)					
$\Delta V_{GS(th)}$ / $\Delta T_{J}$	Gate Threshold Voltage Temp.Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C	-	-2.6	-	mV /°C
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	0.65	0.8	1.5	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 0.5 \text{ A}$	_	0.33	0.45	Ω
		$V_{GS} = 4.5 \text{ V}, I_D = 0.5 \text{ A}, T_J = 125^{\circ}\text{C}$	_	0.52	0.8	1
		$V_{GS} = 2.7 \text{ V}, I_D = 0.2 \text{ A}$	_	0.44	0.6	1
I <sub>D(ON)</sub>	On-State Drain Current	V <sub>GS</sub> = 2.7 V, V <sub>DS</sub> = 5 V	0.5	-	_	Α
9FS	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 0.5 A	_	1.45	-	S
DYNAMIC CHA	RACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0$	-	50	-	pF
C <sub>oss</sub>	Output Capacitance	MHz	_	28	_	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		_	9	_	pF
SWITCHING CH	HARACTERISTICS (Note 2)					
t <sub>D(on)</sub>	Turn – On Delay Time	$V_{DD} = 6 \text{ V}, I_{D} = 0.5 \text{ A}, V_{GS} = 4.5 \text{ V},$	-	3	6	ns
t <sub>r</sub>	Turn – On Rise Time	$R_{GEN} = 50 \Omega$	-	8.5	18	ns
t <sub>D(off)</sub>	Turn – Off Delay Time		_	17	30	ns
t <sub>f</sub>	Turn – Off Fall Time		_	13	25	ns
Qg	Total Gate Charge	$V_{DS} = 5 \text{ V}, I_{D} = 0.5 \text{ A}, V_{GS} = 4.5 \text{ V}$	_	1.64	2.3	nC
Q <sub>gs</sub>	Gate-Source Charge	1	_	0.38	-	nC
Q <sub>gd</sub>	Gate-Drain Charge	<u>]</u>	_	0.45	-	nC
DRAIN-SOURC	E DIODE CHARACTERISTICS AND MAXI	MUM RATINGS				
I <sub>S</sub>	Maximum Continuous Source Current		-	_	0.3	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 0.5 A (Note 2)	-	0.83	1.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. R<sub>0JA</sub> is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder

R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user's board design. R<sub>θJA</sub> shown below for single device operation on FR-4 in still air.



a. 140°C/W on a 0.125 in<sup>2</sup> pad of 2 oz copper.



b. 180°C/W on a 0.005 in<sup>2</sup> of pad of 2oz copper.

2. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2.0%.

# **FDC6303N**

# TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. On–Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On Resistance Variation with Gate-To-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

# **FDC6303N**

# TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

CAPACITANCE (pF)

POWER (W)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve.

(Note: Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.)

SUPERSOT is trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



0.20 C

// 0.10 C

0.10 C



PIN 1 **IDENTIFIER** 

# TSOT23 6-Lead CASE 419BL **ISSUE A**

-[A]

F1

-b

A2

C

GAGE PLANE

SEATING PLANE

A1-

e1 TOP VIEW

FRONT VIEW

**DETAIL A** 

В


0.20 C

**DATE 31 AUG 2020** 

### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
   DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
   PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.25MM PER END. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM L




DIM	MIN.	NOM.	MAX.	
Α	0.90	1.00	1.10	
A1	0.00	0.05	0.10	
A2	0.70	0.85	1.00	
А3	0.25 BSC			
b	0.25	0.38	0.50	
С	0.10	0.18	0.26	
D	2.80	2.95	3.10	
d	0.30 REF			
E	2.50	2.75	3.00	
E1	1.30	1.50	1.70	
е	0.95 BSC			
e1	1.90 BSC			
L1	0.60 REF			
L2	0.20	0.40	0.60	
θ	0°		10°	

MILLIMETERS



SIDE VIEW



# LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.





XXX = Specific Device Code

= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON83292G	Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSOT23 6-Lead		PAGE 1 OF 1

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales