

# **MOSFET** – N-Channel, POWERTRENCH®

#### **V<sub>DSS</sub>** R<sub>DS(ON)</sub> MAX I<sub>D</sub> MAX 100 V 46 m $\Omega$ @ 10 V 25 A

# 100 V

# FDD3680

# **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.

These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable R<sub>DS(ON)</sub> specifications.

The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power supply designs with higher overall efficiency.

#### **Features**

- 25 A, 100 V.  $R_{DS(ON)} = 46 \text{ m}\Omega$  @  $V_{GS} = 10 \text{ V}$  $R_{DS(ON)} = 51 \text{ m}\Omega$  @  $V_{GS} = 6 \text{ V}$
- Low Gate Charge (38 nC Typical)
- Fast Switching Speed
- High Performance Trench Technology for Extremely Low R<sub>DS(ON)</sub>
- High Power and Current Handling Capability

# ABSOLUTE MAXIMUM RATINGS ( $T_A = 25$ °C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V <sub>DSS</sub>	Drain-Source Voltage	100	V
V <sub>GSS</sub>	Gate-Source Voltage	+20	V
I <sub>D</sub>	Drain Current - Continuous (Note 1)	25	Α
	Drain Current - Pulsed	100	
P <sub>D</sub>	Maximum Power Dissipation (Note 1)	68	W
	(Note 1a)	3.8	
	(Note 1b)	1.6	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +175	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL CHARACTERISTICS


Symbol	Parameter	Ratings	Unit
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	2.2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1b)	96	°C/W

1



DPAK3 (TO-252 3 LD) CASE 369AS

#### MARKING DIAGRAM




\$Y = Logo

FDD3680 = Device Code &Z

= Assembly Plant Code = 3-Digit Date Code Format

&3 &K

= 2-Digits Lot Run Traceability Code



N-Channel

# **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

T	1	1	1	1	1	ı
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
DRAIN-S	OURCE AVALANCHE RATINGS (Note 1)					
$W_{DSS}$	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = 50 \text{ V}, I_D = 6.1 \text{ A}$	-	-	245	mJ
I <sub>AR</sub>	Maximum Drain-Source Avalanche Current		_	-	6.1	Α
OFF CHAI	RACTERISTICS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100	-	-	V
$\Delta BV_{DSS}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	_	101	-	mV/°C
$\Delta T_{J}$						
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V	-	-	10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V	_	-	100	nA
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V	-	-	-100	nA
ON CHAR	ACTERISTICS (Note 2)		•		•	-
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2	2.4	4	V
$\Delta V_{GS(th)}$	Gate Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	_	-6.5	-	mV/°C
$\frac{\Delta T_{J}}{\Delta T_{J}}$						
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6.1 A	_	32	46	mΩ
, ,		$V_{GS} = 10 \text{ V}, I_D = 6.1 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = 6 \text{ V}, I_D = 5.8 \text{ A}$	_	61 34	92 51	
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 5 V	25	_	_	Α
9FS	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 6.1 A	_	25	_	S
	CHARACTERISTICS				<u> </u>	
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	_	1735	_	pF
C <sub>oss</sub>	Output Capacitance		_	176	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1	_	53	_	pF
	IG CHARACTERISTICS (Note 2)			1	<u> </u>	
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 1 A, V <sub>GS</sub> = 10 V,	_	14	25	ns
t <sub>r</sub>	Turn-On Rise Time	$R_{GEN} = 10 \Omega$	_	8.5	17	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	1	_	63	94	ns
t <sub>f</sub>	Turn–Off Fall Time	1	_	21	34	ns
Qq	Total Gate Charge	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 6.1 A, V <sub>GS</sub> = 10 V	_	38	53	nC
Q <sub>gs</sub>	Gate-Source Charge		_	8.1	-	nC
Q <sub>gd</sub>	Gate-Drain Charge	1	_	9.2	-	nC
	DURCE DIODE CHARACTERISTICS AND MAXIM	IUM RATINGS	<u>l</u>	1	1	1
					Α	
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.9 A (Note 2)	_	0.73	1.3	V
. 20		- 43 - 1, 13 - 10 / (11010 2)	<u> </u>	1		<u> </u>

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>1.</sup>  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty Cycle < 2.0%

2

# **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. On–Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On–Resistance Variation with Gate–to–Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

(Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.)

# PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Reel Size	Tape Width	Shipping <sup>†</sup>
FDD3680	FDD3680	DPAK3 (TO-252 3 LD)	13"	16 mm	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





# DPAK3 6.10x6.54x2.29, 4.57P CASE 369AS **ISSUE B**

מו

**DATE 20 DEC 2023** 

- NOTES: UNLESS OTHERWISE SPECIFIED


  A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE F, VARIATION AA.

  B) ALL DIMENSIONS ARE IN MILLIMETERS.

  C) DIMENSIONING AND TOLERANCING PER


A


- F)
- DIMENSIONING AND TOLERANCING PER
  ASME Y14.5M-2018.
  SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED
  CORNERS OR EDGE PROTRUSION.
  FOR DIGDE PRODUCTS, L4 IS 0.25 MM MAX PLASTIC BODY
  STUB WITHOUT CENTER LEAD.
  DIMENSIONS ARE EXCLUSIVE OF BURRS,
  MOLD FLASH AND TIE BAR EXTRUSIONS.
  LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD
  T0228P991X239-3N.



MILLIMETERS			
MIN.	N□M.	MAX.	
2.18	2.29	2.39	
0.00	-	0.127	
0.64	0.77	0.89	
0.76	0.95	1.14	
5.21	5.34	5.46	
0.45	0.53 0.61		
0.45	0.52	0.58	
5.97	6.10	6.22	
5.21			
6.35	6.54	6.73	
4.32			
2.286 BSC			
4.572 BSC			
9.40	9.91	10.41	
1.40	1.59	1.78	
2.90 REF			
0.51 BSC			
0.89	1.08	1.27	
		1.02	
0*		10°	
	MIN. 2.18 0.00 0.64 0.76 5.21 0.45 0.45 5.97 5.21 6.35 4.32 2.6 4.5 9.40 1.40	MIN. N□M. 2.18 2.29 0.00 - 0.64 0.77 0.76 0.95 5.21 5.34 0.45 0.52 5.97 6.10 5.21 6.35 6.54 4.32 2.≥88 BS 4.57≥ BS 9.40 9.91 1.40 1.59 2.90 RE 0.51 BS	

MILL IMETERS





-5.55	MIN-
6.40	6.50 MIN
	2.85 MIN
4.5	1.25 MIN 2.286

## LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON DUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE ON SEMICONDUCTOR
SOLDERING AND MOUNTING TECHNIQUES
REFERENCE MANUAL, SOLDERRM/D.

# **GENERIC MARKING DIAGRAM\***

XXXXXX XXXXXX **AYWWZZ** 

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

XXXX = Specific Device Code

= Assembly Location Α

Υ = Year

WW = Work Week

77 = Assembly Lot Code

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON13810G Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** DPAK3 6.10x6.54x2.29, 4.57P **PAGE 1 OF 1** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales