MOSFET – Dual P-Channel **POWERTRENCH[®]**

-30 V, -3.3 A, 87 mΩ

FDMA3027PZ, FDMA3027PZ-F130

Description

This device is designed specifically as a single package solution for dual switching requirements such as gate driver for larger Mosfets. It features two independent P-Channel MOSFETs with low on-state resistance for minimum conduction losses.

The MicroFET 2x2 package offers exceptional thermal performance for its physical size and is well suited to linear mode applications. G-S zener has been added to enhance ESD voltage level.

Features

- Max $R_{DS(on)} = 87 \text{ m}\Omega$ at $V_{GS} = -10 \text{ V}$, $I_D = -3.3 \text{ A}$
- Max $R_{DS(on)} = 152 \text{ m}\Omega$ at $V_{GS} = -4.5 \text{ V}$, $I_D = -2.3 \text{ A}$
- HBM ESD Protection Level > 2 kV Typical (Note 3)
- Low Profile 0.8 mm Maximum in the New Package MicroFET 2x2 mm
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- Load Switch
- Discrete Gate Driver


MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V _{DS}	Drain to Source Voltage	-30	V
V _{GS}	Gate to Source Voltage	±25	V
۱ _D	Drain Current -Continuous (Note 1a) -3.3		А
	-Pulsed	-15	
PD	Power Dissipation (Note 1a)	1.4	W
	Power Dissipation (Note 1b)	0.7	
T_J, T_{STG}	Operating and Storage Junction Temperature Range	–55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



WDFN6 2X2, 0.65P CASE 511DA



MARKING DIAGRAM




Z	= Assembly Plan Code			
XY	= Date Code (Year & wee			

KΚ

327

- = Date Code (Year & week)
- = Lot Run Traceability Code

= Specific Device Code



ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

THERMAL CHARACTERISTICS

Reja	Thermal Resistance for Single Operation, Junction to Ambient (Note 1a)	86	°C/W
	Thermal Resistance for Single Operation, Junction to Ambient (Note 1b)	173	°C/W
	Thermal Resistance for Dual Operation, Junction to Ambient (Note 1c)	69	°C/W
	Thermal Resistance for Dual Operation, Junction to Ambient (Note 1d)	151	°C/W
	Thermal Resistance for Single Operation, Junction to Ambient (Note 1e)	160	°C/W
	Thermal Resistance for Dual Operation, Junction to Ambient (Note 1f)	133	°C/W

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Characteristics						
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = -250 \ \mu A, \ V_{GS} = 0 \ V$	-30	-	-	V
$\frac{\Delta \text{BV}_{\text{DSS(th)}}}{\Delta \text{T}_{\text{J}}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$, referenced to 25°C	-	-22	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -24$ V, $V_{GS} = 0$ V	-	-	-1	μΑ
I _{GSS}	Gate to Source Leakage Current	V_{GS} = ±25 V, V_{DS} = 0 V	-	-	±10	μΑ
On Characteristics						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250 \ \mu A$	-1	-1.9	-3	V
$\frac{\Delta V_{\text{GS(th)}}}{\Delta T_{\text{J}}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$, referenced to 25°C	-	5	_	mV/°C
R _{DS(on)}	Static Drain to Source	V _{GS} = -10 V, I _D = -3.3 A	-	69	87	mΩ
	On Resistance	V _{GS} = -4.5 V, I _D = -2.3 A	-	108	152	
		V _{GS} = −10 V, I _D = −3.3 A, T _J = 125°C	-	97	122	
9 FS	Forward Transconductance	$V_{DS} = -5 \text{ V}, \text{ I}_{D} = -3.3 \text{ A}$	-	6	-	S
Dynamic Characteri	stics					
C _{iss}	Input Capacitance	V_{DS} = -15 V, V_{GS} = 0 V, f =1 MHz	-	324	435	pF
C _{oss}	Output Capacitance		-	59	80	pF
C _{rss}	Reverse Transfer Capacitance		-	53	80	pF
R _g	Gate Resistance		-	12	-	Ω
Switching Character	ristics					
t _{d(on)}	Turn-On Delay Time	V _{DD} = -15 V, I _D = -3.3 A, V _{GS} = -10 V, R _{GEN} = 6 Ω	-	5.2	11	ns
t _r	Rise Time	$V_{GS} = -10$ V, $R_{GEN} = 6.22$	-	3	10	ns
t _{d(off)}	Turn–Off Delay Time		-	17	31	ns
t _f	Fall Time]	-	11	25	ns
Q _{g(TOT)}	Total Gate Charge	$V_{GS} = 0 V \text{ to } -10 V,$ $V_{DD} = -15 V, I_D = -3.3 A$	-	7.2	10	nC
		V_{GS} = 0 V to –5 V, V_{DD} = –15 V, I_D = –3.3 A	-	4.1	6	nC
Q _{gs}	Gate to Source Charge	$V_{DD} = -15 V,$	-	1.0	-	nC
Q _{gd}	Gate to Drain "Miller" Charge	I _D = -3.3 A	_	1.9	_	nC


ELECTRICAL CHARACTERISTICS (continued) T_A = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-Source Diode Characteristics						
V _{SD}	Source to Drain Diode Forward Voltage	V_{GS} = 0 V, I _S = -3.3 A (Note 2)	-	-0.94	-1.3	V
t _{rr}	Reverse Recovery Time	I _F = -3.3 A, di/dt = 100 A/µs	-	20	32	ns
Q _{rr}	Reverse Recovery Charge		-	10	18	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


 $R_{\theta JA}$ is determined with the device mounted on a 1 in² oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design 1. while $R_{\theta JA}$ is determined when bounded on a 1 in² pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB. For single operation.

(a) $R_{\theta JA} = 86^{\circ}C/W$ when mounted on a 1 m² pad of 2 oz copper, 1.5 x 1.5 x 0.062 thick PCB. For single operation (b) $R_{\theta JA} = 173^{\circ}C/W$ when mounted on a minimum pad of 2 oz copper. For single operation. (c) $R_{\theta JA} = 69^{\circ}C/W$ when mounted on a 1 in² pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB. For dual operation. (d) $R_{\theta JA} = 151^{\circ}C/W$ when mounted on a minimum pad of 2 oz copper. For dual operation. (e) $R_{\theta JA} = 160^{\circ}C/W$ when mounted on a 30 mm² pad of 2 oz copper. For single operation. (f) $R_{\theta JA} = 133^{\circ}C/W$ when mounted on a 30 mm² pad of 2 oz copper. For dual operation.



2. Pulse Test : Pulse Width < 300 us, Duty Cycle < 2.0%

3. The diode connected between gate and source serves only as protection against ESD. No gate overvoltage rating is implied.



TYPICAL CHARACTERISTICS (continued)




Figure 11. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (continued)




Figure 12. Junction-to-Ambient Transient Thermal Response Curve

ORDERING INFORMATION


Device Order Number	Package Type	Pin 1 Orientation in Tape Cavity	Shipping [†]
FDMA3027PZ	WDFN-6 (Pb-Free/Halide Free)	Top Left	3000 / Tape and Reel
FDMA3027PZ-F130	WDFN-6 (Pb-Free/Halide Free)	Top Right	3000 / Tape and Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.





WDFN6 2x2, 0.65P CASE 511DA ISSUE O

DATE 31 JUL 2016









NOTES:

- A. CONFORM TO JADEC REGISTRATIONS MO-229, VARIATION VCCC, EXCEPT WHERE NOTED.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.



DOCUMENT NUMBER:	98AON13615G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	: WDFN6 2X2, 0.65P PAGE		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

© Semiconductor Components Industries, LLC, 2016

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>