

MOSFET – N-Channel, Shielded Gate POWERTRENCH®

80 V, 51 A, 10 mΩ

FDMC010N08C

General Description

This N-Channel MV MOSFET is produced using onsemi's advanced POWERTRENCH process that incorporates Shielded Gate technology. This process has been optimized to minimise on-state resistance and yet maintain superior switching performance with best in class soft body diode.

Features

- Shielded Gate MOSFET Technology
- Max $R_{DS(on)}$ = 10 mΩ at V_{GS} = 10 V, I_D = 16 A
- Max $R_{DS(on)}$ = 25 mΩ at V_{GS} = 6 V, I_D = 8 A
- 50% Lower Q_{rr} than Other MOSFET Suppliers
- Lowers Switching Noise/EMI
- MSL1 Robust Package Design
- 100% UIL Tested
- This Device is Pb-Free, Halide Free and is RoHS Compliant

Application


- Primary DC–DC MOSFET
- Synchronous Rectifier in DC–DC and AC–DC
- Motor Drive
- Solar

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Units
V_{DS}	Drain to Source Voltage	80	V
V_{GS}	Gate to Source Voltage	±20	V
I_D	Drain Current		A
	– Continuous T_C = 25°C (Note 5)	51	
	– Continuous T_C = 100°C (Note 5)	32	
	– Continuous T_A = 25°C (Note 1a)	11	
	– Pulsed (Note 4)	206	
EAS	Single Pulse Avalanche Energy (Note 3)	96	mJ
P_D	Power Dissipation T_C = 25°C	52	W
	Power Dissipation T_A = 25°C (Note 1a)	2.4	
T_J, T_{STG}	Operating and Storage Junction Temperature Range	–55 to +150	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

V_{DS}	$R_{DS(on)}$ MAX	I_D MAX
80 V	10 mΩ @ 10 V	51 A
	25 mΩ @ 6 V	




WDFN8 3.3x3.3, 0.65P
(Power 33)
CASE 483AW

MARKING DIAGRAM



Z = Assembly Plant Code
X = Numeric Year Code
YY = Weekly Date Code
KK = Numeric Lot Code
FDMC010N08C = Specific Device Code

PIN ASSIGNMENT



N-Channel MOSFET

ORDERING INFORMATION

Device	Package	Shipping†
FDMC010N08C	WDFN8 (Pb-Free, Halide Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, [BRD8011/D](#).

FDMC010N08C

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case	2.4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	53	°C/W

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
--------	-----------	----------------	-----	-----	-----	------

OFF CHARACTERISTICS

ΔBV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu\text{A}$, $V_{GS} = 0 \text{ V}$	80	–	–	V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$, referenced to 25°C	–	75	–	mV/°C
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 64 \text{ V}$, $V_{GS} = 0 \text{ V}$	–	–	1	μA
I_{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}$, $V_{DS} = 0 \text{ V}$	–	–	± 100	nA

ON CHARACTERISTICS

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 90 \mu\text{A}$	2.0	2.9	4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 90 \mu\text{A}$, referenced to 25°C	–	–8	–	mV/°C
$R_{DS(on)}$	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}$, $I_D = 16 \text{ A}$	–	8.0	10	m Ω
		$V_{GS} = 6 \text{ V}$, $I_D = 8 \text{ A}$	–	12.3	25	
		$V_{GS} = 10 \text{ V}$, $I_D = 16 \text{ A}$, $T_J = 125^\circ\text{C}$	–	14	18	
g_{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}$, $I_D = 16 \text{ A}$	–	35	–	S

DYNAMIC CHARACTERISTICS

C_{iss}	Input Capacitance	$V_{DS} = 40 \text{ V}$, $V_{GS} = 0 \text{ V}$, $f = 1 \text{ MHz}$	–	1070	1500	pF
C_{oss}	Output Capacitance		–	381	530	pF
C_{rss}	Reverse Transfer Capacitance		–	20	30	pF
R_g	Gate Resistance		0.1	0.4	0.7	Ω

SWITCHING CHARACTERISTICS

t _{d(on)}	Turn-On Delay Time	V _{DD} = 40 V, I _D = 16 A, V _{GS} = 10 V, R _{GEN} = 6 Ω		–	9	19	ns
t _r	Rise Time			–	3	10	ns
td(off)	Turn-Off Delay Time			–	17	31	ns
t _f	Fall Time			–	5	10	ns
Q _g	Total Gate Charge	V _{GS} = 0 V to 10 V	V _{DD} = 40 V, I _D = 16 A	–	15	22	nC
Q _g	Total Gate Charge	V _{GS} = 0 V to 6 V		–	10	14	nC
Q _{gs}	Gate to Source Charge	V _{DD} = 40 V		–	5	–	nC
Q _{gd}	Gate to Drain “Miller” Charge	I _D = 16 A		–	3	–	nC
Q _{oss}	Output Charge	V _{DD} = 40 V, V _{GS} = 0 V		–	22.1	–	nC
Q _{sync}	Total Gate Charge Sync	V _{DS} = 0 V, I _D = 16 A		–	13.3	–	nC

DRAIN-SOURCE DIODE CHARACTERISTICS


V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}$, $I_S = 2 \text{ A}$ (Note 2)	–	0.7	1.2	V
		$V_{GS} = 0 \text{ V}$, $I_S = 16 \text{ A}$ (Note 2)	–	0.8	1.3	
t_{rr}	Reverse Recovery Time	$I_F = 8 \text{ A}$, $di/dt = 300 \text{ A}/\mu\text{s}$	–	17	30	ns
Q_{rr}	Reverse Recovery Charge		–	20	33	nC
t_{rr}	Reverse Recovery Time	$I_F = 8 \text{ A}$, $di/dt = 1000 \text{ A}/\mu\text{s}$	–	13	23	ns
Q_{rr}	Reverse Recovery Charge		–	45	73	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


FDMC010N08C

NOTES:

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta CA}$ is determined by the user's board design.



a. 53 °C/W when mounted on
a 1 in² pad of 2 oz copper.



b. 125 °C/W when mounted on
a minimum pad of 2 oz copper.

2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0 %.
3. E_{AS} of 96 mJ is based on starting $T_J = 25$ °C, $L = 3$ mH, $I_{AS} = 8$ A, $V_{DD} = 72$ V, $V_{GS} = 10$ V. 100% test at $L = 0.1$ mH, $I_{AS} = 25$ A.
4. Pulsed I_d please refer to Fig 11 SOA graph for more details.
5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

TYPICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted) (continued)










Figure 13. Junction-to-Case Transient Thermal Response Curve


WDFN8 3.30x3.30x0.75, 0.65P
CASE 483AW
ISSUE B

DATE 22 MAR 2024



LAND PATTERN RECOMMENDATION



*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

NOTES:

1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2018.
2. ALL DIMENSIONS ARE IN MILLIMETERS.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEP95 SEC. 3 SPP-12. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD, EMBEDDED METAL OR MARKED FEATURE.
5. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
6. SEATING PLANE IS DEFINED BY THE TERMINALS. 'A1' IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	--	--	0.05
A3	0.20 REF		
b	0.27	0.32	0.37
D	3.30 BSC		
D2	2.17	2.27	2.37
E	3.30 BSC		
E2	1.56	1.66	1.76
e	0.65 BSC		
e1	1.95 BSC		
K	0.90	--	--
L	0.30	0.40	0.50
aaa	0.10		
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.05		

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13672G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	WDFN8 3.30x3.30x0.75, 0.65P	PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales