

# MOSFET – Dual, N-Channel, POWERTRENCH®

# 30 V, 9.5 m $\Omega$ and 20 m $\Omega$

# **FDMC8200**

#### **General Description**


This device includes two specialized N-Channel MOSFETs in a dual Power33 (3 mm x 3 mm MLP) package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous MOSFET (Q2) have been designed to provide optimal power efficiency.


#### **Features**

- Q1: N-Channel
  - Max  $r_{DS(on)} = 20 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 6 \text{ A}$
  - Max  $r_{DS(on)} = 32 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 5 \text{ A}$
- Q2: N-Channel
  - Max  $r_{DS(on)} = 9.5 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 9 \text{ A}$
  - Max  $r_{DS(on)} = 13.5 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 7 \text{ A}$
- This Device is Pb-Free, Halide Free and is RoHS Compliant

#### **Applications**

- Mobile Computing
- Mobile Internet Devices
- General Purpose Point of Load





**Bottom** 

WDFN8 3x3, 0.65P (Power 33) CASE 511DE

#### **MARKING DIAGRAM**

\$Y&Z&2&K FDMC 8200

\$Y = Logo


1

&Z = Assembly Plant Code &2 = 2-Digit Date Code

&K = 2-Digits Lot Run Traceability Code

FDMC8200 = Device Code

#### **PIN ASSIGNMENT**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 9 of this data sheet.

# **MOSFET MAXIMUM RATINGS** ( $T_C = 25^{\circ}C$ , unless otherwise noted)

Symbol	Parameter		Q1	Q2	Unit
$V_{DS}$	Drain to Source Voltage		30	30	V
$V_{GS}$	Gate to Source Voltage	(Note 3)	±20	±20	V
Ι <sub>D</sub>	Drain Current - Continuous (Package Limited)	= 25°C	18	18	Α
	<ul><li>Continuous (Silicon Limited)</li><li>T<sub>C</sub></li></ul>	= 25°C	23	45	
	– Continuous T <sub>A</sub>	(= 25°C	8 (Note 1a)	12 (Note 1b)	
	– Pulsed		40	40	
$P_{D}$	Power Dissipation T <sub>A</sub>	√ = 25°C	1.9 (Note 1a)	2.2 (Note 1b)	W
	Power Dissipation T <sub>A</sub>	√ = 25°C	0.7 (Note 1c)	0.9 (Note 1d)	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		–55 to	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# THERMAL CHARACTERISTICS (T<sub>C</sub> = 25°C, unless otherwise noted)

Symbol	Parameter	Q1	Q2	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	65 (Note 1a)	55 (Note 1b)	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient		145 (Note 1d)	
$R_{ heta JC}$	Thermal Resistance, Junction to Case	7.5	4	

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Unit	
OFF CHARACTERISTICS								
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$\begin{array}{l} I_D = 250 \; \mu A, \; V_{GS} = 0 \; V \\ I_D = 250 \; \mu A, \; V_{GS} = 0 \; V \end{array}$	Q1 Q2	30 30	_ _		V	
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 μA, referenced to 25°C $I_D$ = 250 μA, referenced to 25°C	Q1 Q2	- -	14 14	- -	mV/°C	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V	Q1 Q2	- -	_ _	1	μΑ	
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{GS} = 0 \text{ V}$	Q1 Q2	_ _	_ _	100 100	nA	
ON CHARA	CTERISTICS							
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$ $V_{GS} = V_{DS}, I_D = 250 \mu A$	Q1 Q2	1.0 1.0	2.3 2.3	3.0 3.0	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 μA, referenced to 25°C $I_D$ = 250 μA, referenced to 25°C	Q1 Q2	- -	–5 –6	-	mV/°C	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 6 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 6 \text{ A}, T_J = 125^{\circ}\text{C}$	Q1	- - -	16 24 22	20 32 28	mΩ	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 9 A V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 7 A V <sub>GS</sub> = 10 V, I <sub>D</sub> = 9 A, T <sub>J</sub> = 125°C	Q2	- - -	7.3 9.5 10	9.5 13.5 13		
9FS	Forward Transconductance	$V_{DD} = 5 \text{ V}, I_{D} = 6 \text{ A}$ $V_{DD} = 5 \text{ V}, I_{D} = 9 \text{ A}$	Q1 Q2	_ _	29 56	-	S	
DYNAMIC C	CHARACTERISTICS							
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHZ	Q1 Q2	- -	495 1180	660 1570	pF	
C <sub>oss</sub>	Output Capacitance		Q1 Q2	- -	145 330	195 440	pF	
C <sub>rss</sub>	Reverse Transfer Capacitance		Q1 Q2	_	20 30	30 45	pF	

#### **ELECTRICAL CHARACTERISTICS** (T<sub>.I</sub> = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Unit
DYNAMIC (	CHARACTERISTICS	•			•		•
Rg	Gate Resistance	f = 1 MHz	Q1 Q2	_ _	1.4 1.4	<u>-</u> -	Ω
SWITCHING	G CHARACTERISTICS						
t <sub>d(on)</sub>	Turn-On Delay Time	Q1 V <sub>DD</sub> = 15 V, I <sub>D</sub> = 1 A, V <sub>GS</sub> = 10 V,	Q1 Q2	_ _	11 13	20 23	ns
t <sub>r</sub>	Rise Time	$R_{GEN} = 6 \Omega$ Q2 $V_{DD} = 15 \text{ V}, I_{D} = 1 \text{ A}, V_{GS} = 10 \text{ V},$	Q1 Q2	_ _	3.1 4	10 10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$R_{GEN} = 6 \Omega$	Q1 Q2	_ _	35 38	56 60	ns
t <sub>f</sub>	Fall Time		Q1 Q2	- -	1.3 6	10 12	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}$ Q1: $V_{DD} = 15 \text{ V}, I_D = 6 \text{ A}$ Q2: $V_{DD} = 15 \text{ V}, I_D = 9 \text{ A}$	Q1 Q2	-	7.3 16	10 22	nC
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ Q1: $V_{DD} = 15 \text{ V}, I_{D} = 6 \text{ A}$ Q2: $V_{DD} = 15 \text{ V}, I_{D} = 9 \text{ A}$	Q1 Q2	-	3.1 7	4.3 10	nC
$Q_{gs}$	Gate to Source Charge	Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 6 A	Q1 Q2	_ _	1.8 4.1	_ _	nC
$Q_{gd}$	Gate to Drain "Miller" Charge	Q2: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 9 A	Q1 Q2	_ _	1 1.5	- -	nC
DRAIN-SO	URCE CHARACTERISTICS						
$V_{SD}$	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V, } I_S = 6 \text{ A (Note 2)}$ $V_{GS} = 0 \text{ V, } I_S = 9 \text{ A (Note 2)}$	Q1 Q2	- -	0.8 0.8	1.2 1.2	V
t <sub>rr</sub>	Reverse Recovery Time	Q1 $I_F = 6 \text{ A, di/dt} = 100 \text{ A/}\mu\text{S}$	Q1 Q2	- -	13 21	24 34	ns
$Q_{rr}$	Reverse Recovery Charge	Q2 $I_F = 9 \text{ A, di/dt} = 100 \text{ A/}\mu\text{S}$	Q1 Q2	_ _	2.3 5.6	10 12	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


R<sub>θ,JA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>θ,JC</sub> is guaranteed by design while R<sub>θ,CA</sub> is determined by the user's board design.




 a. 65°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 55°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



c. 180°C/W when mounted on a minimum pad of 2 oz copper



d. 145°C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width  $< 300 \mu s$ , Duty cycle < 2.0%.
- 3. As an N-ch device, the negative Vgs rating is for low duty cycle pulse occurrence only. No continuous rating is implied.

#### TYPICAL CHARACTERISTICS (Q1 N-CHANNEL) (T, = 25°C, unless otherwise noted)




Figure 1. On Region Characteristics




Figure 2. Normalized On–Resistance vs.

Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs.
Source Current

# TYPICAL CHARACTERISTICS (Q1 N-CHANNEL) (T<sub>J</sub> = 25°C, unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Forward Bias Safe Operating Area





Figure 10. Maximum Continuous Drain Current vs.

Case Temperature



ID, DRAIN CURRENT (A)

Figure 11. Single Pulse Maximum Power Dissipation

# TYPICAL CHARACTERISTICS (Q1 N-CHANNEL) ( $T_J = 25$ °C, unless otherwise noted) (continued)




Figure 12. Junction-to-Ambient Transient Thermal Response Curve

#### TYPICAL CHARACTERISTICS (Q2 N-CHANNEL) (T, = 25°C, unless otherwise noted)




Figure 13. On-Region Characteristics




Figure 14. Normalized On–Resistance vs.
Drain Current and Gate Voltage




Figure 15. Normalized On Resistance vs. Junction Temperature




Figure 16. On-Resistance vs. Gate to Source Voltage




Figure 17. Transfer Characteristics




Figure 18. Source to Drain Diode Forward Voltage vs.
Source Current

# TYPICAL CHARACTERISTICS (Q2 N-CHANNEL) (T<sub>J</sub> = 25°C, unless otherwise noted) (continued)




Figure 19. Gate Charge Characteristics




Figure 20. Capacitance vs. Drain to Source Voltage




Figure 21. Forward Bias Safe Operating Area




Figure 22. Maximum Continuous Drain Current vs.

Case Temperature




Figure 23. Single Pulse Maximum Power Dissipation

# TYPICAL CHARACTERISTICS (Q2 N-CHANNEL) (T<sub>J</sub> = 25°C, unless otherwise noted) (continued)




Figure 24. Junction-to-Ambient Transient Thermal Response Curve

# PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Reel Size	Tape Width	Shipping <sup>†</sup>
FDMC8200	FDMC8200	WDFN8 3x3, 0.65P (Power 33) (Pb–Free, Halide Free)	13"	12 mm	3000 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



#### WDFN8 3x3, 0.65P CASE 511DE ISSUE O

**DATE 31 AUG 2016** 






0.8 MAX // 0.10 C 0.08 C 8:85 SEATING SIDE VIEW

RECOMMENDED LAND PATTERN

# NOTES:

- A. DOES NOT CONFORM TO JEDEC REGISTRATION MO-229
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994



**BOTTOM VIEW** 

DOCUMENT NUMBER:	98AON13621G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	WDFN8 3X3, 0.65P		PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales