

MOSFET – P-Channel, POWERTRENCH®

-150 V, -2 A, 307 m Ω

FDMC86262P

General Description

This P-Channel MOSFET is produced using **onsemi**'s advanced POWERTRENCH technology. This very high density process is especially tailored to minimize on-state resistance and optimized for superior switching performance.


Features

- Max $r_{DS(on)} = 307 \text{ m}\Omega$ at $V_{GS} = -10 \text{ V}$, $I_D = -2 \text{ A}$
- Max $r_{DS(on)} = 356 \text{ m}\Omega$ at $V_{GS} = -6 \text{ V}$, $I_D = -1.8 \text{ A}$
- Very Low r_{DS(on)} Mid Voltage P-Channel Silicon Technology Optimised for Low Qg
- Optimised for Fast Switching Applications as Well as Load Switch Applications
- 100% UIL Tested
- This Device is Pb-Free, Halide Free and is ROHS Compliant

Applications

- Active Clamp Switch
- Load Switch

V _{DS}	r _{DS(on)} MAX	I _D MAX
–150 V	307 m Ω @ $-$ 10 V	–2 A
	356 mΩ @ –6 V	



WDFN8 3.3x3.3, 0.65P (MLP 3.3x3.3) CASE 511DH

MARKING DIAGRAM

FDMC 86262P &Z&K&2


FDMC86262P = Device Code

&Z = Assembly Plant Code

&K = 2-Digits Lot Run Traceability Code

&2 = 2–Digit Date Code Format

PIN ASSIGNMENT



ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

1

MOSFET MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Symbol	Parameter		Ratings	Unit	
V _{DS}	Drain to Source Voltage			-150	V
V_{GS}	Gate to Source Voltage				V
I _D	Drain Current	Continuous (Note 3)	T _C = 25°C	-8.4	Α
		Continuous (Note 3)	T _C = 100°C	-5.3	Α
		Continuous (Note 4a)	T _A = 25°C	-2	Α
		Pulsed (Note 2)		-35	1
E _{AS}	Single Pulse Avalanche Energy (Note 1)			37	mJ
P_{D}	Power Dissipation $T_C = 25^{\circ}C$			40	W
	Power Dissipation (Note 4a) $T_A = 25^{\circ}C$			2.3	1
T _J , T _{STG}	STG Operating and Storage Junction Temperature Range		-55 to +150	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality

- should not be assumed, damage may occur and reliability may be affected.

 1. Starting T_J = 25°C, L = 3 mH, I_{AS} = -5 A, V_{DD} = -150 V, V_{GS} = -10 V.


 2. Pulsed Id please refer to Figure 11 SOA graph for more details.

 3. Computed continuous current will be limited by thermal & electro-mechanical application board design.


THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
Rejc	Thermal Resistance, Junction-to-Case	3.1	°C/W
RθJA	Thermal Resistance, Junction-to-Ambient (Note 4a)	53	

 $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 53°C/W when mounted on a 1 in² pad of 2 oz copper



b. 125°C/W when mounted on a minimum pad of 2 oz copper

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARA	CTERISTICS					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-150	_	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = -250 μ A, referenced to 25°C	-	-86	_	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -120 V, V _{GS} = 0 V	-	_	-1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 25 \text{ V}, V_{DS} = 0 \text{ V}$		-	±100	nA
ON CHARAC	CTERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	-2	-2.9	-4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = -250 μ A, referenced to 25°C	-	5	_	mV/°C
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = -10 \text{ V}, I_D = -2 \text{ A}$	_	241	307	mΩ
		$V_{GS} = -6 \text{ V}, I_D = -1.8 \text{ A}$	_	266	356	1
		$V_{GS} = -10 \text{ V}, I_D = -2 \text{ A}, T_J = 125^{\circ}\text{C}$	-	425	541	
9FS	Forward Transconductance	$V_{DS} = -10 \text{ V}, I_D = -2 \text{ A}$	-	5.4	-	S
DYNAMIC C	HARACTERISTICS		•			
C _{iss}	Input Capacitance	$V_{DS} = -75 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	632	885	pF
C _{oss}	Output Capacitance		_	45	65	pF
C _{rss}	Reverse Transfer Capacitance		_	1.3	2.0	pF
Rg	Gate Resistance		0.1	3	6	Ω
SWITCHING	CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -75 \text{ V}, I_D = -2 \text{ A}, V_{GS} = -10 \text{ V},$	_	8.5	17	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$	-	2.2	10	ns
t _{d(off)}	Turn-Off Delay Time		_	15	26	ns
t _f	Fall Time		_	5.6	11	ns
Qg	Total Gate Charge	$V_{GS} = 0 \text{ V to } -10 \text{ V}, V_{DD} = -75 \text{ V}, I_D = -2 \text{ A}$	_	9.1	13	nC
Q_g	Total Gate Charge	$V_{GS} = 0 \text{ V to } -6 \text{ V}, V_{DD} = -75 \text{ V}, I_D = -2 \text{ A}$	-	5.6	7.9	nC
Q _{gs}	Gate to Source Charge	$V_{DD} = -75 \text{ V}, I_D = -2 \text{ A}$	-	2.5	-	nC
Q _{gd}	Gate to Drain "Miller" Charge		-	1.6	-	nC
DRAIN-SOU	IRCE DIODE CHARACTERISTICS					
V_{SD}	Source-Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V, } I_{S} = -2 \text{ A (Note 5)}$	_	-0.8	-1.3	V
t _{rr}	Reverse Recovery Time	$I_F = -2 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	72	116	ns
Q _{rr}	Reverse Recovery Charge		_	166	266	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse Test: Pulse Width < 300 µs, Duty cycle < 2.0%.

TYPICAL CHARACTERISTICS (T_J = 25°C UNLESS OTHERWISE NOTED)




Figure 1. On Region Characteristics




Figure 2. Normalized On–Resistance vs.
Drain Current and Gate Voltage




Figure 3. Normalized On–Resistance vs.
Junction Temperature




Figure 4. On Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (T_J = 25°C UNLESS OTHERWISE NOTED) (CONTINUED)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (T_J = 25°C UNLESS OTHERWISE NOTED) (CONTINUED)




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

PACKAGE MARKING AND ORDERING INFORMATION


Device	Device Marking	Package Type	Reel Size	Tape Width	Shipping [†]
FDMC86262P	FDMC86262P	WDFN8 3.3x3.3, 0.65P Power 33 (Pb–Free, Halide Free)	13"	12 mm	3000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





WDFN8 3.3x3.3, 0.65P CASE 511DH ISSUE O

DATE 31 JUL 2016









RECOMMENDED LAND PATTERN

NOTES:

- A. DOES NOT CONFORM TO JEDEC REGISTRATION MO-229
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.

DOCUMENT NUMBER:	98AON13625G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3.3X3.3, 0.65P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales