

MOSFET - Dual, N-Channel, Shielded Gate, POWERTRENCH®

80 V, 166 A, 2.7 m Ω

FDMS2D5N08C

Description

This N-Channel MV MOSFET is Produced using **onsemi**'s Advanced POWERTRENCH Process that Incorporates Shielded Gate technology. This process has been optimized to minimise on-state resistance and yet maintain superior switching performance with best in class soft body diode.

Features

- Shielded Gate MOSFET Technology
- Max $R_{DS(on)} = 2.7 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 68 \text{ A}$
- Max $R_{DS(on)} = 6.7 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 34 \text{ A}$
- 50% Lower Qrr than Other MOSFET Suppliers
- Lowers Switching Noise/EMI
- MSL1 Robust Package Design
- 100% UIL Tested
- These Device is Pb-Free and RoHS Compliant

Typical Applications


- Primary DC-DC MOSFET
- Synchronous Rectifier in DC-DC and AC-DC
- Motor Drive
- Solar

ABSOLUTE MAXIMUM RATINGS T_A = 25 °C unless otherwise noted


Symbol	Parameter	Value	Unit
V_{DS}	Drain to Source Voltage	80	V
V_{GS}	Gate to Source Voltage	±20	V
I _D	$\label{eq:continuous} \begin{split} & \text{Drain Current} \\ & - \text{Continuous T}_{\text{C}} = 25 ^{\circ}\text{C (Note 5)} \\ & - \text{Continuous T}_{\text{C}} = 100 ^{\circ}\text{C (Note 5)} \\ & - \text{Continuous T}_{\text{A}} = 25 ^{\circ}\text{C (Note 1a)} \\ & - \text{Pulsed (Note 4)} \end{split}$	166 105 24 823	А
E _{AS}	Single Pulse Avalanche Energy (Note 3)	600	mJ
P_{D}	Power Dissipation T _A = 25 °C	138	W
	Power Dissipation T _A = 25 °C (Note 1a)	2.7	VV
T _J , T _{stg}	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

V _{(BR)DSS}	R _{DS(on)} MAX	I _{D MAX}
80 V	2.7 m Ω @ 10 V	166 A



N-CHANNEL MOSFET



PQFN8 5X6, 1.27P CASE 483AF

MARKING DIAGRAM

&Z&3&K FDMS 2D5N08C

&Z = Assembly Plant Code &3 = Numeric Date Code &K = 2-Digit Lot Code FDMS2D5N08C = Specific Device Code

ORDERING INFORMATION

Device	Package	Shipping [†]
FDMS2D5N08C	PQFN-8	3000 /
	(Pb-Free)	Tape & Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case	0.9	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	45	C/VV


ELECTRICAL CHARACTERISTICS $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Off Chara	cteristics	•				
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	80	-	_	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25 °C	_	62	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 64 V, V _{GS} = 0 V	-	-	1	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20 V, V _{DS} = 0 V	-	-	100	nA
On Chara	cteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 380 \mu A$	2.0	2.9	4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 380 μA, Referenced to 25 °C	-	-8.3	_	mV/°C
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 68 \text{ A}$ $V_{GS} = 6 \text{ V}, I_D = 34 \text{ A},$ $V_{GS} = 10 \text{ V}, I_D = 68 \text{ A}, T_J = 125^{\circ}\text{C}$	- - -	2.2 3.3 3.7	2.7 6.7 4.7	mΩ
9FS	Forward Transconductance	V _{DS} = 5 V, I _D = 68 A	_	148	_	S
Dynamic (Characteristics		<u> </u>			<u></u>
C _{iss}	Input Capacitance	V _{DS} = 40 V, V _{GS} = 0 V, f = 1 MHz	_	4455	6240	pF
C _{oss}	Output Capacitance	7	_	1480	2070	pF
C _{rss}	Reverse Transfer Capacitance		-	59	85	pF
R_{g}	Gate Resistance	-	_	0.8	1.6	Ω
Switching	Characteristics	-	·	-	-	-
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 40 \text{ V}, I_D = 68 \text{ A}, V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	-	21	34	ns
t _r	Rise Time	WGS = 10 V, ngEN = 0 s2	-	11	20	ns
t _{d(off)}	Turn-Off Delay Time		-	29	47	ns
t _f	Fall Time	7	-	7	13	ns
Qg	Total Gate Charge	V _{GS} = 0 V to 10 V, V _{DD} = 40 V, I _D = 68 A	_	60	84	nC
		V _{GS} = 0 V to 10 V, V _{DD} = 40 V, I _D = 68 A	-	38	54	nC
Q_{gs}	Gate to Source Gate Charge	V _{DD} = 40 V, I _D = 68 A	-	19	_	nC
Q_{gd}	Gate to Drain "Miller" Charge		-	12	_	nC
Q _{OSS}	Output Charge	V _{DD} = 40 V, V _{GS} = 0 V	-	84	-	nC
Q _{SYNC}	Total Gate Charge Sync	V _{DD} = 0 V, I _D = 68 A	-	51	-	nC
Drain-So	urce Diode Characteristics and Maximum	Ratings				
V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2.2 \text{ A (Note 2)}$	_	0.7	1.2	٧
		V _{GS} = 0 V, I _S = 68 A (Note 2)	_	8.0	1.3	
t _{rr}	Reverse Recovery Time	I _F = 34 A, di/dt = 300 A/μs	_	30	48	ns
Q_{rr}	Reverse Recovery Charge		-	55	88	nC
t _{rr}	Reverse Recovery Time	$I_F = 34 \text{ A}, \text{ di/dt} = 1000 \text{ A/}\mu\text{s}$	_	24	39	ns
Q _{rr}	Reverse Recovery Charge	7	_	139	222	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta CA}$ is determined by the user's board design.



a) 45 °C/W when mounted on a 1 in² pad of 2 oz copper.



b)115 °C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.
- 3. E_{AS} of 600 mJ is based on starting T_J = 125 °C; N-ch: L = 3 mH, I_{AS} = 20 A, V_{DD} = 80 V, V_{GS} =10 V. 100% test at L = 0.1 mH, I_{AS} = 63 A. 4. Pulsed Id please refer to Figure 11 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

TYPICAL CHARACTERISTICS

Tc = 25 °C unless otherwise noted




Figure 1. On-Region Characteristics

Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage

300

1.2




Figure 3. Normalized On-Resistance vs Junction Temperature

Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics

Figure 6. Source to Drain Diode Forward Voltage vs Source Current

TYPICAL CHARACTERISTICS (CONTINUED)

Tc = 25 °C unless otherwise noted




Figure 11. Forward Bias Safe Operating Area

Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (CONTINUED)

Tc = 25 °C unless otherwise noted




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

REVISION HISTORY

Revision	Description of Changes	Date
Ex-FCS	Preview Datasheet (or Advanced datasheet) Rev A published by Fairchild Semiconductor.	7/1/2016
1.0	Final Datasheet Released and Change to ON Semiconductor Brand name logo.	3/1/2017
1.1	By using official ON Semiconductor datasheet format.	5/1/2017
2	Converted the Data Sheet to onsemi format.	8/19/2025







PQFN8 5X6, 1.27P CASE 483AF **ISSUE A**

DATE 06 JUL 2021


NOTES: UNLESS OTHERWISE SPECIFIED

- A) PACKAGE STANDARD REFERENCE: JEDEC MO-240, ISSUE A, VAR. AA,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.






SEE DETAIL A



e/2

BOTTOM VIEW

TOP VIEW



3.81

LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 1 OF 1

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales