# **MOSFET** – N-Channel, POWERTRENCH<sup>®</sup>

## 60 V, 158 A, 2.5 m $\Omega$

# FDMS86500L

### **General Description**

This N–Channel MOSFET has been designed specifically to improve the overall efficiency and to minimize switch node ringing of DC/DC converters using either synchronous or synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $R_{DS(on)}$ , fast switching speed and body diode reverse recovery performance.

### Features

- Max  $R_{DS(on)} = 2.5 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 25 \text{ A}$
- Max  $R_{DS(on)} = 3.7 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 20 \text{ A}$
- Advanced Package and Silicon Combination for Low R<sub>DS(on)</sub> and High Efficiency
- Next Generation Enhanced Body Diode Technology, Engineered for Soft Recovery
- MSL1 Robust Package Design
- 100% UIL Tested
- RoHS Compliant


### Applications

- Primary Switch in Isolated DC-DC
- Synchronous Rectifier
- Load Switch

### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Ratings	Unit
V <sub>DS</sub>	Drain to Source Voltage	60	V
$V_{GS}$	Gate to Source Voltage	±20	V
۱ <sub>D</sub>	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		A
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)	240	mJ
PD	$ \begin{array}{l} P_{D} & Power Dissipation: \\ T_{C} = 25^{\circ}C \\ T_{A} = 25^{\circ}C \ (Note 1a) \end{array} $		W
T <sub>J</sub> , T <sub>STG</sub>	T <sub>J</sub> , T <sub>STG</sub> Operating and Storage Junction Temperature Range		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



N-Channel MOSFET

### MARKING DIAGRAM



### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 6 of this data sheet.

### THERMAL CHARACTERISTICS

r

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	

-

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu\text{A}, \ V_{GS} = 0 \ V$	60			V
$\Delta BV_{DSS}$ / $\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu A,$ referenced to 25°C		30		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current, Forward	$V_{GS}$ = $\pm 20$ V, $V_{DS}$ = 0 V			±100	nA
ON CHARA	CTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS}=V_{DS},\ I_{D}=250\ \mu A$	1	1.8	3	V
$\Delta V_{GS(th)} / \Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu A,$ referenced to 25°C		-7		mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS}$ = 10 V, I <sub>D</sub> = 25 A		2.1	2.5	mΩ
		$V_{GS}$ = 4.5 V, I <sub>D</sub> = 20 A		2.9	3.7	
		$V_{GS}$ = 10 V, I <sub>D</sub> = 25 A, T <sub>J</sub> = 125°C		3.1	3.7	
<b>9</b> FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, \text{ I}_{D} = 20 \text{ A}$		95		S
DYNAMIC C	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS}$ = 30 V, $V_{GS}$ = 0 V, f = 1 MHz		9420	12530	pF
C <sub>oss</sub>	Output Capacitance			1470	1955	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			50	80	pF
Rg	Gate Resistance	f = 1MHz	0.1	1.1	3.0	Ω
SWITCHING	CHARACTERISTICS			-	-	
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 30 \text{ V}, \text{ I}_{D} = 25 \text{ A}, \text{ V}_{GS} = 10 \text{ V},$		27	43	ns
t <sub>r</sub>	Rise Time	$R_{GEN} = 6 \Omega$		16	28	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			63	100	ns
t <sub>f</sub>	Fall Time			7.8	16	ns
Qg	Total Gate Charge	$V_{GS}$ = 0 V to 10 V, $V_{DD}$ = 30 V, $I_{D}$ = 25 A		117	165	nC
		$V_{GS}$ = 0 V to 4.5 V, $V_{DD}$ = 30 V, $I_{D}$ = 25 A		54	108	nC
Q <sub>gs</sub>	Gate to Source Charge	$V_{DD} = 30 \text{ V}, \text{ I}_{D} = 25 \text{ A}$		26.6		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			11.5		nC
DRAIN-SOU	RCE DIODE CHARACTERISTICS					
ا <sub>s</sub>	Continuous Drain to Source Diode Forward Current	$T_{\rm C} = 25^{\circ}{\rm C}$			80	A
I <sub>s,pulse</sub>	Pulse Drain to Source Diode Forward Current	$T_{C} = 25^{\circ}C$			799	A
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.1 A (Note 2)		0.68	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 25 A (Note 2)		0.79	1.3	
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 25 A, di/dt = 100 A/μs		54	87	ns
Q <sub>rr</sub>	Reverse Recovery Charge			42	67	nC


#### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)


Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 25 A, di/dt = 300 A/μs		46	73	ns
Q <sub>rr</sub>	Reverse Recovery Charge			84	134	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

R<sub>θJA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material. R<sub>θCA</sub> is determined by the user's board design.






b. 125 °C/W when mounted on a minimum pad of 2 oz copper.

- Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0%.</li>
   E<sub>AS</sub> of 220 mJ is based on starting T<sub>J</sub> = 25°C, L = 0.3 mH, I<sub>AS</sub> = 40 A, V<sub>DD</sub> = 54 V, V<sub>GS</sub> = 10 V. 100% test at L = 0.1 mH, I<sub>AS</sub> = 66 A.
   Pulsed Id please refer to Figure 11 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

### **TYPICAL CHARACTERISTICS**

(T<sub>J</sub> = 25°C unless otherwise noted)






Figure 5. Transfer Characteristics




Figure 2. Normalized On–Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

### TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 





Figure 7. Gate Charge Characteristics








Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

### TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 13. Transient Thermal Response Curve

### PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Shipping <sup>†</sup>
FDMS86500L	FDMS86500L	Power 56 (PQFN8) (Pb-Free / Halogen Free)	3,000/Tape&Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.


POWERTRENCH is registered trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



PQFN8 5X6, 1.27P CASE 483AE ISSUE C


DATE 21 JAN 2022





#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED
- PADS AS WELL AS THE TERMINALS. 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE
- MOLD FLASH, PROTRUSIONS, OR GATE BURRS. 5. SEATING PLANE IS DEFINED BY THE
- TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 6. IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.



1 e					
	DIM	MILLIMETERS			
	DIN	MIN.	NOM.	MAX.	
	А	0.90	1.00	1.10	
	A1	0.00	-	0.05	
	b	0.21	0.31	0.41	
	b1	0.31	0.41	0.51	
	A3	0.15	0.25	0.35	
	D	4.90	5.00	5.20	
	D1	4.80	4.90	5.00	
	D2	3.61	3.82	3.96	
	Е	5.90	6.15	6.25	
	E1	5.70	5.80	5.90	
	E2	3.38	3.48	3.78	
	E3	(	.30 REF		
	E4	(	).52 REF		
	е		1.27 BSC		
	e/2	(	0.635 BS	С	
	e1	3.81 BSC			
	e2	0.50 REF			
	L	0.51	0.66	0.76	
	L2	0.05	0.18	0.30	
	L4	0.34	0.44	0.54	
	z	0.34 REF			
	θ	0°	-	12°	
		1			

DOCUMENT NUMBER:	98AON13655G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	DESCRIPTION: PQFN8 5X6, 1.27P		PAGE 1 OF 1			
onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.						

MANUAL, SOLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>