# <u>Onsemí</u>...

# **MOSFET** – N-Channel, POWERTRENCH<sup>®</sup>

# 20 V, 6.1 A, 28 m $\Omega$

# FDN028N20

# **General Description**

This N–Channel POWERTRENCH MOSFET is produced using **onsemi**'s advanced POWERTRENCH process that has been especially tailored to minimize on–state resistance and yet maintain low gate charge for superior switching performance.

# Features

- Max  $r_{DS(on)} = 28 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 5.2 \text{ A}$
- Max  $r_{DS(on)} = 45 \text{ m}\Omega$  at  $V_{GS} = 2.5 \text{ V}$ ,  $I_D = 4.4 \text{ A}$
- High Performance Trench Technology for Extremely Low r<sub>DS(on)</sub>
- High Power and Current Handling Capability in a Widely Used Surface Mount Package
- Fast Switching Speed
- 100% UIL Tested
- This Device is Pb-Free, Halide Free and is RoHS Compliant

# Applications

- Primary DC-DC Switch
- Load Switch

# **MOSFET MAXIMUM RATINGS** (T<sub>C</sub> = 25°C, unless otherwise noted)

Symbol	Para	Ratings	Unit		
V <sub>DS</sub>	Drain to Source Volta	20	V		
V <sub>GS</sub>	Gate to Source Voltag	±12	V		
Ι <sub>D</sub>	Continuous	6.1	А		
	Pulsed (Note 5)		52		
E <sub>AS</sub>	Single Pulse Avalance	6	mJ		
PD	Power Dissipation (Note 1a)		1.5	W	
	(Note 1b)		0.6		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storag Temperature Range	-55 to 150	°C		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Symbol	Parameter	Ratings	Unit
$R_{ extsf{ heta}JC}$	Thermal Resistance, Junction-to-Case (Note 1)	75	°C/W
$R_{ hetaJA}$	$R_{\theta JA}$ Thermal Resistance, Junction-to-Ambient (Note 1a)		°C/W

V <sub>DS</sub>	r <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
20 V 28 mΩ @ 4.5 V		6.1 A
	45 mΩ @ 2.5 V	




SOT-23/SUPERSOT <sup>™</sup> -23, 3 LEAD, 1.4x2.9 CASE 527AG

### MARKING DIAGRAM



<sup>28</sup>N = Specific Device Code M = Date Code

**PIN ASSIGNMENT** 



# **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

# ELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise noted)


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
FF CHARA	CTERISTICS	-				
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$	20	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$ Breakdown Voltage Temperature Coefficient		$I_D = 250 \ \mu$ A, referenced to $25^{\circ}$ C		15	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	-	-	1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = 12 V, V <sub>DS</sub> = 0 V	-	-	100	nA
ON CHARAC	CTERISTICS	-				
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$	0.5	0.9	1.5	V
$\frac{\Delta V_{\text{GS(th)}}}{\Delta T_{\text{J}}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 µA, referenced to 25°C	-	-3	-	mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 5.2 A	-	23	28	mΩ
		V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 4.4 A	-	32	45	1
		$V_{GS}$ = 4.5 V, I <sub>D</sub> = 5.2 A, T <sub>J</sub> = 125°C	-	30	41	
9fs	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 5.2 A	-	28	-	S
YNAMIC CI	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	399	600	pF
C <sub>oss</sub>	Output Capacitance		-	91	140	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	87	130	pF
WITCHING	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn–On Delay Time	$V_{DD} = 10 \text{ V}, \text{ I}_{D} = 5.2 \text{ A}, \text{ V}_{GS} = 10 \text{ V},$	-	5	10	ns
tr	Rise Time	$R_{GEN} = 6 \Omega$	-	2	10	ns
t <sub>d(off)</sub>	Turn–Off Delay Time		-	15	29	ns
t <sub>f</sub>	Fall Time		-	2	10	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0 V \text{ to } 4.5 V$ $V_{DD} = 10 V, I_D = 5.2 A$	-	4.3	6.0	nC
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0 V \text{ to } 2.5 V$ $V_{DD} = 10 V$ , $I_D = 5.2 A$	-	2.8	3.9	nC
Q <sub>gs</sub>	Gate to Source Charge	V <sub>DD</sub> = 10 V, I <sub>D</sub> = 5.2 A	-	0.7	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge		_	1.6	_	nC


#### DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS

$V_{SD}$	Source to Drain Diode Forward Voltage $V_{GS} = 0 V$ , $I_S = 5.2 A$ (Note 2)		-	0.85	1.2	V
t <sub>rr</sub>	Reverse Recovery Time $I_F = 5.2 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		-	13	27	ns
Q <sub>rr</sub>	Reverse Recovery Charge		-	3	10	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.








D D N N

b. 180°C/W when mounted on a minimum pad.


- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty Cycle < 2.0%.
- 3. As an N-ch device, the negative Vgs rating is for low duty cycle pulse occurrence only. No continuous rating is implied. 4.  $E_{AS}$  of 6 mJ is based on starting  $T_J = 25^{\circ}$ C, L = 3 mH,  $I_{AS} = 2$  A,  $V_{DD} = 20$  V,  $V_{GS} = 10$  V. 100% test at L = 0.1 mH,  $I_{AS} = 7$  A. 5. Pulsed ld please refer to Figure 10 SOA graph for more details.

# **TYPICAL CHARACTERISTICS**


 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 











**Figure 5. Transfer Characteristics** 




Figure 2. Normalized On–Resistance vs. Drain Current and Gate Voltage






Figure 4. On–Resistance vs. Gate to Source Voltage





# **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$  (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Forward Bias Safe Operating Area




Figure 11. Single Pulse Maximum Power Dissipation

# **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$  (continued)




Figure 12. Junction-to-Ambient Transient Thermal Response Curve

#### PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Reel Size	Tape Width	Shipping <sup>†</sup>
FDN028N20	28N	SOT–23/SUPERSOT–23, 3 LEAD, 1.4x2.9 (Pb–Free, Halide Free)	7"	8 mm	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SUPERSOT is trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



#### SOT-23/SUPERSOT <sup>™</sup> -23, 3 LEAD, 1.4x2.9 CASE 527AG


ISSUE A

#### DATE 09 DEC 2019




SEE DETAIL A


 DIMENSIONING AND TOLERANCING PE ASME Y14.5M, 2009.
ALL DIMENSIONS ARE IN MILLIMETERS 3




D

ALL DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.						
DIM	MIN. NOM. MAX.					
А	0.85	1.12				
A1	0.00	0.10				
b	0.370	0.508				
с	0.085	0.180				
D	2.80	3.04				
Е	2.31	2.31 2.51				
E1	1.20	1.20 1.40 1.5				
е	0.95 BSC 1.90 BSC					
e1						
Г	0.33 0.38 0.43					







LAND PATTERN RECOMMENDATION\* \*FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

#### GENERIC **MARKING DIAGRAM\***

	RAM* XXX = Specific D M = Month Co • = Pb-Free R (Note: Microdot may be in	de Package	*This information is generic. Plea device data sheet for actual par Pb-Free indicator, "G" or microd or may not be present. Some pro not follow the Generic Marking.	rt marking. ot "■", may
DOCUMENT NUMBER:	98AON34319E	Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23/SUPERSOT-23, 3	LEAD, 1.4X2.9		PAGE 1 OF 1

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes, LLC doa onsemi on its subsidiaries in the Onited States and/of other countries. Onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the subsidiaries in subsidiaries in the Onited States and/of other countries. Onsemi makes have a new products and/of other countries. The one of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation. special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>