

# **MOSFET** - N-Channel, POWERTRENCH®

100 V, 3.2 A, 108 m $\Omega$ 

## **FDT86106LZ**

## **General Description**

This N-Channel logic Level MOSFETs are produced using **onsemi**'s advanced POWERTRENCH process that has been special tailored to minimize the on-state resistance and yet maintain superior switching performance. G-S zener has been added to enhance ESD voltage level.

#### **Features**

- Max  $r_{DS(on)} = 108 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 3.2 \text{ A}$
- Max  $r_{DS(on)} = 153 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 2.7 \text{ A}$
- High Performance Trench Technology for Extremely Low r<sub>DS(on)</sub>
- High Power and Current Handling Capability in a Widely Used Surface Mount Package
- HBM ESD Protection Level > 3 kV Typical (Note 4)
- 100% UIL Tested
- This Device is Pb-Free, Halide Free and is RoHS Compliant

#### **Applications**

• DC - DC Conversion

## MOSFET MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

| Symbol                            | Parameter   |                                       |            | Ratings        | Unit |
|-----------------------------------|---|---------------------------------------|------------|----------------|------|
| V <sub>DS</sub>                   | Drain-Source Voltage                                |                                       |            | 100            | V    |
| $V_{GS}$                          | Gate-Source Voltage                                 |                                       |            | ±20            | V    |
| I <sub>D</sub>                    | Drain Current                                       | – Continuous<br>T <sub>A</sub> = 25°C | (Note 1a.) | 3.2            | Α    |
|                                   |   | - Pulsed                              |            | 12             |      |
| E <sub>AS</sub>                   | Single Pulse Avalanche Energy (Note 3)              |                                       |            | 12             | mJ   |
| $P_{D}$                           | Power   | $T_A = 25^{\circ}C$                   | (Note 1a.) | 2.2            | W    |
| Dissipation                       |   | $T_A = 25^{\circ}C$                   | (Note 1b.) | 1.0            |      |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Junction<br>Temperature Range |                                       |            | –55 to<br>+150 | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS


| Symbol | Parameter  | Ratings | Unit |
|--------|--|---------|------|
| Rejc   | Thermal Resistance, Junction to Case               | 12      | °C/W |
| RθJA   | Thermal Resistance, Junction to Ambient (Note 1a.) | 55      | °C/W |

| V <sub>DSS</sub> | R <sub>DS(ON)</sub> MAX | I <sub>D</sub> MAX |
|------------------|-------------------------|--------------------|
| 100 V            | 108 mΩ @ 10 V           | 3.2 A              |
|                  | 153 mΩ @ 4.5 V          |                    |



SOT-223 CASE 318H

#### **MARKING DIAGRAM**




A = Specific Device Code

Y = Date Code W = Work Week

106LZ = Specific Device Code ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### **PINOUT**



## ORDERING INFORMATION

| Device     | Package | Shipping <sup>†</sup> |
|------------|---------|-----------------------|
| FDT86106LZ | 106LZ   | 4000 / Tape &<br>Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## **ELECTRICAL CHARACTERISTICS** (T<sub>1</sub> = 25°C unless otherwise noted)


| Symbol                                 | Parameter   | Test Conditions   | Min         | Тур              | Max               | Unit  |
|--|---|---|-------------|------------------|-------------------|-------|
| FF CHAR/                               | ACTERISTICS   |   |             |                  |                   |       |
| BV <sub>DSS</sub>                      | Drain to Source Breakdown Voltage                           | $I_D = 250 \mu A, V_{GS} = 0 V$   | 100         | -                | _                 | V     |
| $\frac{\Delta BV_{DSS}}{\Delta T_{J}}$ | Breakdown Voltage Temperature<br>Coefficient                | $I_D$ = 250 μA, Referenced to 25°C  | -           | 71               | -                 | mV/°C |
| I <sub>DSS</sub>                       | Zero Gate Voltage Drain Current                             | V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V   | -           | -                | 1                 | μΑ    |
| I <sub>GSS</sub>                       | Gate to Source Leakage Current                              | V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V  | -           | -                | ±10               | μΑ    |
| N CHARA                                | CTERISTICS (Note 2)   |   |             |                  |                   |       |
| V <sub>GS(th)</sub>                    | Gate to Source Threshold Voltage                            | $V_{GS} = V_{DS}, I_D = 250 \mu A$  | 1.0         | 1.5              | 2.2               | V     |
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ | Gate to Source Threshold Voltage<br>Temperature Coefficient | $I_D$ = 250 μA, referenced to 25°C  | -           | <del>-</del> 5   | -                 | mV/°C |
| r <sub>DS(on)</sub>                    | Static Drain to Source On Resistance                        | $V_{GS}$ = 10 V, $I_{D}$ = 3.2 A<br>$V_{GS}$ = 4.5 V, $I_{D}$ = 2.7 A,<br>$V_{GS}$ = 10 V, $I_{D}$ = 3.2 A, $T_{J}$ = 125°C | -<br>-<br>- | 80<br>100<br>140 | 108<br>153<br>189 | mΩ    |
| 9FS                                    | Forward Transconductance                                    | V <sub>DS</sub> = 10 V, I <sub>D</sub> = 3.2 A  | _           | 8                | -                 | S     |
| YNAMIC (                               | CHARACTERISTICS   |   |             |                  |                   |       |
| C <sub>iss</sub>                       | Input Capacitance   | V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V, f = 1 MHz  | -           | 234              | 315               | pF    |
| C <sub>oss</sub>                       | Output Capacitance  |   | -           | 46               | 65                | pF    |
| C <sub>rss</sub>                       | Reverse Transfer Capacitance                                |   | -           | 3.1              | 5                 | pF    |
| WITCHING                               | CHARACTERISTICS   |   |             |                  |                   |       |
| t <sub>d(on)</sub>                     | Turn-On Delay Time  | V <sub>DD</sub> = 50 V, I <sub>D</sub> = 3.2 A,   | -           | 3.8              | 10                | ns    |
| t <sub>r</sub>                         | Rise Time   | $V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$   | -           | 1.3              | 10                | ns    |
| t <sub>d(off)</sub>                    | Turn-Off Delay Time   | 1   | -           | 10               | 20                | ns    |
| t <sub>f</sub>                         | Fall Time   |   | -           | 1.5              | 10                | ns    |
| Qg                                     | Total Gate Charge   | $V_{GS}$ = 0 V to 10 V, $V_{DD}$ = 50 V, $I_D$ = 3.2 A  | -           | 4.3              | 7                 | nC    |
| Qg                                     | Total Gate Charge   | $V_{GS}$ = 0 V to 5 V, $V_{DD}$ = 50 V, $I_D$ = 3.2 A   | -           | 2.4              | 4                 | nC    |
| $Q_{gs}$                               | Gate to Source Gate Charge                                  | V <sub>DD</sub> = 50 V, I <sub>D</sub> = 3.2 A  | -           | 0.7              | _                 | nC    |
| Q <sub>gd</sub>                        | Gate to Drain "Miller" Charge                               | 1   | -           | 0.9              | _                 | nC    |
| RAIN-SOL                               | JRCE DIODE CHARACTERISTICS                                  |   |             |                  |                   |       |
| $V_{SD}$                               | Source to Drain Diode Forward Voltage                       | $V_{GS} = 0 \text{ V, } I_S = 3.2 \text{ A (Note 2)}$<br>$V_{GS} = 0 \text{ V, } I_S = 1 \text{ A (Note 2)}$                | -           | 0.86<br>0.77     | 1.3<br>1.2        | V     |
| t <sub>rr</sub>                        | Reverse Recovery Time                                       | I <sub>F</sub> = 3.2 A, di/dt = 100 A/s   | -           | 31               | 49                | ns    |
|  |   |   |             |                  |                   |       |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. NOTES:

1.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.



a. 55°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b. 118°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width  $< 300 \mu s$ , Duty cycle < 2.0 %.
- Starting T<sub>J</sub> = 25°C, L = 1 mH, I<sub>AS</sub> = 5 A, V<sub>DD</sub> = 90 V, V<sub>GS</sub> = 10 V.
   The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

## TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On–Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

#### TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Gate Leakage Current vs. Gate to Source Voltage




Figure 11. Maximum Continuous Drain Current vs. Case temperature




Figure 12. Forward Bias Safe Operating Area

## TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)




Figure 13. Single Pulse Maximum Power Dissipation




Figure 14. Junction-to-Ambient Transient Thermal Response Curve

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

SCALE 2:1



A

В


**DATE 13 MAY 2020** 


#### NOTES


- DIMENSIONING AND TOLERANCING PER ASME
- DIMENSIDNING AND TOLERANCING PER ASME
  Y14.5M, 2009.
  CONTROLLING DIMENSION: MILLIMETERS
  DIMENSIONS D & E1 ARE DETERMINED AT DATUM
  H. DIMENSIONS DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS DR GATE BURRS. SHALL NOT
  EXCEED 0.23mm PER SIDE.
  LEAD DIMENSIONS & AND &1 DO NOT INCLUDE
  DAMBAR PROTRUSION. ALLOWABLE DAMBBAR
  PROTRUSION IS 0.08mm PER SIDE.
  DATUMS A AND B ARE DETERMINED AT DATUM H.
  A1 IS DEFINED AS THE VERTICAL DISTANCE
  FROM THE SEATING PLANE TO THE LOWEST
  POINT OF THE PACKAGE BODY.
  POSITIONAL TOLERANCE APPLIES TO DIMENSIONS
  & AND &1.

- b AND b1.

|     | MILLIMETERS |      |      |  |
|-----|-------------|------|------|--|
| DIM | MIN.        | N□M. | MAX. |  |
| Α   |             |      | 1.80 |  |
| A1  | 0.02        | 0.06 | 0.11 |  |
| b   | 0.60        | 0.74 | 0.88 |  |
| b1  | 2.90        | 3.00 | 3.10 |  |
| С   | 0.24        |      | 0.35 |  |
| D   | 6.30        | 6.50 | 6.70 |  |
| E   | 6.70        | 7.00 | 7.30 |  |
| E1  | 3.30        | 3.50 | 3.70 |  |
| е   | 2.30 BSC    |      |      |  |
| L   | 0.25        |      |      |  |
| į.  | 0°          |      | 10°  |  |







**MARKING DIAGRAM\*** 

AYW

XXXXX.


= Assembly Location = Year

= Work Week W

XXXXX = Specific Device Code = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



## RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the IIN Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| DOCUMENT NUMBER: | 98ASH70634A | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |
|------------------|-------------|---|-------------|--|
| DESCRIPTION:     | SOT-223     |   | PAGE 1 OF 1 |  |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales