16-Bit to 32-Bit Multiplexer/ Demultiplexer Bus Switch with -2 V Undershoot Protection

FSTU32160

General Description

The ON Semiconductor Switch FSTU32160 is a 16–bit to 32–bit highspeed CMOS TTL–compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device can be used in applications where two buses need to be addressed simultaneously. The FSTU32160 is designed so that the A Port demultiplexes into B_1 or B_2 or both. The A and B Ports have "undershoot hardened" circuit protection to support an extended range to 2.0 V below ground. The integrated Undershoot Hardened Circuit senses undershoot at the I/O's, and responds by preventing voltage differentials from developing and turning on the switch.

Two select (S_1, S_2) inputs provide switch enable control. When S_1, S_2 are HIGH, the device precharges the B Port to a selectable bias voltage (Bias V) to minimize live insertion noise.

Features

- Undershoot hardened to −2 V (A and B Ports)
- Slower Output Enable Times prevent Signal Disruption
- 4 Ω Switch Connection between Two Ports
- Minimal Propagation Delay through the Switch
- Low I_{CC}
- Zero Bounce in Flow–through Mode
- Control Inputs Compatible with TTL Level
- See Application Note AN–5008 for Details
- This Device is Pb–Free and is RoHS Compliant

PIN DESCRIPTIONS

Pin Name	Description
S_1, S_2	Select Inputs
A	Bus A
B_1, B_2	Bus B

TRUTH TABLE

Inputs		Function
S_1	S_2	
L	H	x A = x B_1
H	L	x A = x B_2
L	L	x A = x B_1 and x B_2
H	H	x B_1, x B_2 = BiasV

ON Semiconductor®

**TSSOP56 14x6.1
CASE 948BR**

CONNECTION DIAGRAM

1B$_1$	1	56	1A
2B$_1$	2	55	1B$_2$
2A	3	54	2B$_2$
3B$_1$	4	53	3A
4B$_1$	5	52	3B$_2$
4A	6	51	4B$_2$
5B$_1$	7	50	5A
6B$_1$	8	49	5B$_2$
6A	9	48	6B$_2$
7B$_1$	10	47	7A
8B$_1$	11	46	7B$_2$
8A	12	45	8B$_2$
GND	13	44	GND
V$_{CC}$	14	43	V$_{CC}$
9B$_1$	15	42	9A
10B$_1$	16	41	9B$_2$
10A	17	40	10B$_2$
11B$_1$	18	39	11A
12B$_1$	19	38	11B$_2$
12A	20	37	12B$_2$
13B$_1$	21	36	13A
14B$_1$	22	35	13B$_2$
14A	23	34	14B$_2$
15B$_1$	24	33	15A
16B$_1$	25	32	15B$_2$
16A	26	31	16B$_2$
BIAS V$_1$	27	30	BIAS V$_2$
S$_1$	28	29	S$_2$

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

FSTU32160

Figure 1. Logic Diagram

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Rating	Units
Supply Voltage	V_{CC}		−0.5 to 7.0	V
DC Switch Voltage	V_S	Note 1	−2.0 to 7.0	V
BiasV Voltage Range			−0.5 to 7.0	V
DC Input Control Pin Voltage	V_{IN}	Note 2	−0.5 to 7.0	V
DC Input Diode Current	I_{IK}	$V_{IN} < 0$ V	−50	mA
DC Output Current	I_{OUT}		128	mA
DC V_{CC}/GND Current	I_{CC}/I_{GND}		±100	mA
Storage Temperature Range	T_{STG}		−65 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. V_S is the voltage observed/applied at either the A or B Ports across the switch.
2. The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

RECOMMENDED OPERATING CONDITIONS (Note 3)

Parameter	Symbol	Conditions	Rating	Units
Power Supply Operating	V_{CC}		4.0 to 5.5	V
Precharge Supply	BiasV		1.5 to V_{CC}	V
Input Voltage	V_{IN}		0 to 5.5	V
Output Voltage	V_{OUT}		0 to 5.5	V
Input Rise and Fall Time	t_r/t_f	Switch Control Input	0 to 5	ns/V
		Switch I/O	0 to DC	
Free Air Operating Temperature	T_A		−40 to 85	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
3. Unused control inputs must be held HIGH or LOW. They may not float.

ORDERING INFORMATION

Part Number	Package	Shipping†
FSTU32160MTDX	TSSOP56 14x6.1, JEDEC MO−153, 6.1 mm Wide (Pb−Free)	1000 units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D

FSTU32160

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V_{CC} (V)	$T_A = -40\,°C$ to $+85\,°C$			Units	Conditions
			Min	Typ (Note 4)	Max		
V_{IK}	Clamp Diode Voltage	4.5			−1.2	V	$I_{IN} = -18$ mA
V_{IH}	HIGH Level Input Voltage	4.0–5.5	2.0			V	
V_{IL}	LOW Level Input Voltage	4.0–5.5			0.8	V	
I_I	Input Leakage Current	5.5			±1.0	μA	$0 \le V_{IN} \le 5.5$ V
		0			10	μA	$V_{IN} = 5.5$ V
I_O	Output Current	4.5	0.25			mA	BiasV = 2.4 V, $S_X = 2.0$ V $B_X = 0$
I_{OZH}, I_{OZL}	OFF−STATE Leakage Current	5.5			±1.0	μA	$0 \le A, \le V_{CC}$, V BiasV$_1$ = BiasV$_2$ = 5.5 V
I_{OZH}, I_{OZL}	OFF−STATE Leakage Current	5.5			±1.0	μA	$0 \le B, \le V_{CC}$, V BiasV$_1$ = BiasV$_2$ = FLOATING
R_{ON}	Switch On Resistance (Note 5)	4.5		4	7	Ω	$V_{IN} = 0$ V, $I_{IN} = 64$ mA
		4.5		4	7	Ω	$V_{IN} = 0$ V, $I_{IN} = 30$ mA
		4.5		8	14	Ω	$V_{IN} = 2.4$ V, $I_{IN} = 15$ mA
		4.0		11	20	Ω	$V_{IN} = 2.4$ V, $I_{IN} = 15$ mA
I_{CC}	Quiescent Supply Current	5.5			3	μA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI_{CC}	Increase in I_{CC} per Input	5.5			2.5	mA	One input at 3.4 V Other inputs at V_{CC} or GND
I_{BIAS}	Bias Pin Leakage Current	5.5			±1.0	μA	$S_1, S_2 = 0$ V $B_X = 0$ V, BiasV$_X$ = 5.5 V
V_{IKU}	Voltage Undershoot	5.5			−2.0	V	0.0 mA $\ge I_{IN} \ge -50$ mA $S_1, S_2 = 5.5$ V

4. Typical values are at $V_{CC} = 5.0$ V and $T_A = +25°$C
5. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	$T_A = -40\,°C$ to $+85\,°C$, $C_L = 50$ pF, RU = RD = 500 Ω				Units	Conditions	Figure No.
		$V_{CC} = 4.5 – 5.5$ V		$V_{CC} = 4.0$ V				
		Min	Max	Min	Max			
t_{PHL}, t_{PLH}	A or B, to B or A (Note 6)		0.25		0.25	ns	V_I = OPEN	Figures 4, 5
t_{PZH}	Output Enable Time, S to A, B	7.0	30.0		35.0	ns	V_I = OPEN for t_{PZH} BiasV = GND	Figures 4, 5
t_{PZL}	Output Enable Time, S to A, B	7.0	30.0		35.0	ns	V_I = 7 V for t_{PZL} BiasV = 3 V	Figures 4, 5
t_{PHZ}	Output Disable Time, S to A, B	1.0	6.9		7.3	ns	V_I = OPEN for t_{PHZ} BiasV = GND	Figures 4, 5
t_{PLZ}	Output Disable Time, S to A, B	1.0	7.7		7.7	ns	V_I = 7 V for t_{PLZ} BiasV = 3 V	Figures 4, 5

6. This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

FSTU32160

CAPACITANCE (Note 7)

Symbol	Parameter	Typ	Max	Units	Conditions
C_{IN}	Control pin Input Capacitance	4		pF	V_{CC} = 5.0 V
$C_{I/O\ OFF}$	Input/Output Capacitance "OFF State"	8		pF	V_{CC} = 5.0 V, Switch OFF

7. T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

UNDERSHOOT CHARACTERISTIC (Note 8)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
V_{OUTU}	Output Voltage During Undershoot	2.5	V_{OH} – 0.3		V	Figure 2

8. This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event.

Figure 2.

DEVICE TEST CONDITIONS

Parameter	Value	Units
V_{IN}	see Waveform	V
$R_1 = R_2$	100K	Ω
V_{TRI}	11.0	V
V_{CC}	5.5	V

Figure 3. Transient Input Voltage (V_{IN}) Waveform

FSTU32160

AC Loading and Waveforms

Notes:
Input driven by 50 Ω source terminated in 50 Ω.
C_L includes load and stray capacitance, $C_L = 50$ pF
Input PRR = 1.0 MHz, $t_W = 500$ ns

Figure 4. AC Test Circuit

Figure 5. AC Waveforms

TSSOP56 14x6.1
CASE 948BR
ISSUE O

DATE 30 SEP 2016

0.15 TYP

14.00±0.10 A

B

8.10

4.05

6.10±0.10

PIN #1 IDENT.

⌒ 0.2 C B A
ALL LEAD TIPS

LAND PATTERN RECOMMENDATION
REFERENCE TSSOP50P810X120-56N

6.15
7.6
9.125

1.45

0.30

0.50

⌒ 0.1 C
ALL LEAD TIPS

1.1 MAX

−C−

0.50

0.17-0.27

0.10±0.05

⊕ 0.10Ⓜ A BⓈ CⓈ

SEE DETAIL A

0.09-0.20

12.00° TOP & BOTTOM

R0.16

R0.31

GAGE PLANE

0°-8°

0.25

0.60±0.10

1.00

SEATING PLANE

DETAIL A

NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION EE, REF NOTE 6, DATE 10/97.

B. DIMENSIONS ARE IN MILLIMETERS.

C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

DOCUMENT NUMBER:	98AON13776G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP56 14X6.1		PAGE 1 OF 1

ADDITIONAL INFORMATION

◊