

# 3.3 V/5 V 8-Bit CMOS/ECL/TTL Data Input Parallel/Serial Converter

### MC100EP446

#### **Description**

The MC100EP446 is an integrated 8-bit parallel to serial data converter. The device is designed with unique circuit topology to operate for NRZ data rates up to 3.2 Gb/s. The conversion sequence from parallel data into a serial data stream is from bit D0 to D7. The parallel input pins D0-D7 are configurable to be threshold controlled by CMOS, ECL, or TTL level signals. The serial data rate output can be selected at internal clock data rate or twice the internal clock data rate using the CKSEL pin.

Control pins are provided to reset (SYNC) and disable internal clock circuitry (CKEN). In either CKSEL modes, the internal flip-flops are triggered on the rising edge for CLK and the multiplexers are switched on the falling edge of CLK, therefore, all associated specification limits are referenced to the negative edge of the clock input. Additionally, V<sub>BB</sub> pin is provided for single-ended input condition.

The 100 Series devices contain temperature compensation network.

#### **Features**

- 3.2 Gb/s Typical Data Rate Capability
- Differential Clock and Serial Outputs
- V<sub>BB</sub> Output for Single-ended Input Applications
- Asynchronous Data Reset (SYNC)
- PECL Mode Operating Range:

$$V_{CC} = 3.0 \text{ V to } 5.5 \text{ V with } V_{EE} = 0 \text{ V}$$

• NECL Mode Operating Range:

$$V_{CC} = 0 \text{ V}$$
 with  $V_{EE} = -3.0 \text{ V}$  to  $-5.5 \text{ V}$ 

- Open Input Default State
- Safety Clamp on Inputs
- Parallel Interface Can Support PECL, TTL or CMOS
- These Devices are Pb-Free and are RoHS Compliant





LQFP-32 FA SUFFIX CASE 561AB QFN32 MN SUFFIX CASE 488AM

#### MARKING DIAGRAM





xxx = 100

A = Assembly Location


WL = Wafer Lot YY = Year WW = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 16 of this data sheet.

<sup>\*</sup>For additional marking information, refer to Application Note <u>AND8002/D</u>.



Warning: All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. LQFP-32 Pinout (Top View)

Figure 2. QFN-32 Pinout (Top View)

**Table 1. PIN DESCRIPTION** 

PIN	FUNCTION
D0*-D7*	ECL, CMOS, or TTL Parallel Data Input
S <sub>OUT</sub> , S <sub>OUT</sub>	ECL Differential Serial Data Output
CLK*, CLK*	ECL Differential Clock Input
PCLK, PCLK	ECL Differential Parallel Clock Output
SYNC*, SYNC**	ECL Conversion Synchronizing Differential Input (Reset)***
CKSEL*	ECL Clock Input Selector
CKEN*, CKEN*	ECL Clock Enable Differential Input
V <sub>CF</sub>	ECL, CMOS, or TTL Input Selector
V <sub>EF</sub>	ECL Reference Mode Connection
$V_{BB1}, V_{BB2}$	Reference Voltage Output
Vcc	Positive Supply
V <sub>EE</sub>	Negative Supply

<sup>\*</sup> Pins will default LOW when left open.

<sup>\*\*</sup>Pins will default HIGH when left open.

<sup>\*\*\*</sup>The rising edge of SYNC will asynchronously reset the internal circuitry. The falling edge of the SYNC followed by the falling edge of CLK initiates the conversion process synchronously on the next rising edge of CLK.

**Table 2. TRUTH TABLE** 

		Function
Pin	HIGH	LOW
CKSEL	S <sub>OUT</sub> : PCLK = 8:1 CLK: S <sub>OUT</sub> = 1:1 CLK / X	S <sub>OUT</sub> : PCLK = 8:1 CLK: S <sub>OUT</sub> = 1:2 CLK S <sub>OUT</sub> X X X
CKEN	Synchronously Disables Normal Parallel to Serial Conversion	Synchronously Enables Normal Parallel to Serial Conversion
SYNC	Asynchronously Resets Internal Flip-Flops*	Synchronous Enable

<sup>\*</sup>The rising edge of SYNC will asynchronously reset the internal circuitry. The falling edge of the SYNC followed by the falling edge of CLK initiates the conversion process synchronously on the next rising edge of CLK.

**Table 3. INPUT VOLTAGE LEVEL SELECTION TABLE** 


Input Function	Connect To V <sub>CF</sub> Pin
ECL Mode	V <sub>EF</sub> Pin
CMOS Mode	No Connect
TTL Mode*	1.5 V ± 100 mV

<sup>\*</sup>For TTL Mode, if no external voltage can be provided, the reference voltage can be provided by connecting the appropriate resistor between  $V_{CF}$  and  $V_{EE}$  pins.

#### **Table 4. DATA INPUT OPERATING VOLTAGE TABLE**

Power Supply	I	Data Input	s (D [0:7])	)
(V <sub>CC</sub> ,V <sub>EE</sub> )	смоѕ	TTL	PECL	NECL
PECL	✓	✓	✓	N/A
NECL	N/A	N/A	N/A	$\checkmark$

Power Supply	Resistor Value 10% (Tolerance)
3.3 V	1.5 kΩ
5.0 V	500 Ω



**Table 5. ATTRIBUTES** 

Characteri	Value				
Internal Input Pulldown Resistor		75 kΩ			
Internal Input Pullup Resistor		37.5	5 kΩ		
ESD Protection	> 2 kV > 100 V > 2 kV				
Moisture Sensitivity, Indefinite Time	e Out of Drypack (Note 1)	Pb Pkg	Pb-Free Pkg		
	LQFP-32 QFN-32	Level 2 -	Level 2 Level 1		
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0	@ 0.125 in		
Transistor Count		962 D	evices		
Meets or exceeds JEDEC Spec El	A/JESD78 IC Latchup Test				

<sup>1.</sup> For additional information, see Application Note AND8003/D.

#### **Table 6. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
V <sub>EE</sub>	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{array}{c} V_I \leq V_{CC} \\ V_I \geq V_{EE} \end{array}$	6 -6	V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	LQFP-32 LQFP-32	80 55	°C/W
θ <sub>JC</sub>	Thermal Resistance (Junction-to-Case)	Standard Board	LQFP-32	12 to 17	°C/W
θJA	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	QFN-32 QFN-32	31 27	°C/W
θJC	Thermal Resistance (Junction-to-Case)	2S2P	QFN-32	12	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free	<2 to 3 sec @ 260°C		265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 7. 100EP DC CHARACTERISTICS, PECL  $V_{CC}$  = 3.3 V,  $V_{EE}$  = 0 V (Note 2)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	90	110	130	90	110	130	95	115	135	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	1305	1480	1605	1305	1480	1605	1305	1480	1605	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended) CMOS PECL TTL	2000 2075 2000		3300 3300 3300	2000 2075 2000		3300 3300 3300	2000 2075 2000		3300 3300 3300	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended) CMOS PECL TTL	0 1305 0		800 1675 800	0 1305 0		800 1675 800	0 1305 0		800 1675 800	mV
V <sub>BB</sub>	Output Voltage Reference	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4)	2.0		3.3	2.0		3.3	2.0		3.3	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.3 V to -2.2 V.
 All loading with 50 Ω to V<sub>CC</sub> - 2.0 V.
 V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

Table 8. 100EP DC CHARACTERISTICS, PECL V<sub>CC</sub> = 5.0 V, V<sub>EE</sub> = 0 V (Note 5)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	90	110	130	90	110	130	95	115	135	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 6)	3855	3980	4105	3855	3980	4105	3855	3980	4105	mV
V <sub>OL</sub>	Output LOW Voltage (Note 6)	3005	3180	3305	3005	3180	3305	3005	3180	3305	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended) CMOS PECL TTL	3500 3775 2000		5000 5000 5000	3500 3775 2000		5000 5000 5000	3500 3775 2000		5000 5000 5000	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended) CMOS PECL TTL	0 3005 0		1500 3375 800	0 3005 0		1500 3375 800	0 3005 0		1500 3375 800	mV
V <sub>BB</sub>	Output Voltage Reference	3475	3575	3675	3475	3575	3675	3475	3575	3675	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 7)	2.0		5.0	2.0		5.0	2.0		5.0	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 5. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +2.0 V to -0.5 V.

Table 9. 100EP DC CHARACTERISTICS, NECL  $V_{CC}$  = 0 V,  $V_{EE}$  = -5.5 V to -3.0 V (Note 8)

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current	90	110	130	90	110	130	95	115	135	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 9)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
V <sub>OL</sub>	Output LOW Voltage (Note 9)	-1995	-1820	-1695	-1995	-1820	-1695	-1995	-1820	-1695	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	-1225		-880	-1225		-880	-1225		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	-1995		-1625	-1995		-1625	-1995		-1625	mV
V <sub>BB</sub>	Output Voltage Reference	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 10)	V <sub>EE</sub>	+2.0	0.0	V <sub>EE</sub>	+2.0	0.0	V <sub>EE</sub>	+2.0	0.0	٧
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 8. Input and output parameters vary 1:1 with V<sub>CC</sub>. 9. All loading with 50  $\Omega$  to V<sub>CC</sub> 2.0 V.

 <sup>6.</sup> All loading with 50 Ω to V<sub>CC</sub> – 2.0 V.
 7. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

 $<sup>10. \,</sup> V_{IHCMR} \, \, \text{min varies 1:1 with } \, \bar{V}_{EE}, \, V_{IHCMR} \, \text{max varies 1:1 with } \, V_{CC}. \, \text{The } \, V_{IHCMR} \, \text{range is referenced to the most positive side of the differential } \, V_{CC} \, \, \text{The } \, V_{CC} \, \, \text{The$ input signal.

 $\textbf{Table 10. AC CHARACTERISTICS} \ V_{CC} = 0 \ V; \ V_{EE} = -3.0 \ V \ to \ -5.5 \ V \ or \ V_{CC} = 3.0 \ V \ to \ 5.5 \ V; \ V_{EE} = 0 \ V \ (Note \ 11)$ 

				-40°C			25°C			85°C		
Symbol	Characterist	ic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Frequency (Figure 15)	CKSEL High CKSEL Low	3.2 1.6	3.4 1.7		3.2 1.6	3.4 1.7		3.2 1.6	3.4 1.7		GHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Outpo CKSEL = 0	ut Differential CLK TO S <sub>OUT</sub> , CLK TO PCLK	650 700	750 800	850 900	700 750	800 850	900 950	725 775	850 900	975 1025	ps
		CLK TO S <sub>OUT</sub> , CLK TO PCLK	775 850	875 950	975 1050	825 900	925 1000	1025 1100	875 950	1000 1075	1125 1200	ps
t <sub>S</sub>	Setup Time D to CLK+ SYNC- to CLK- CKEN+ to CLK-	(Figure 4) (Figure 5) (Figure 6)	-375 200 70	-425 140 40		-400 200 70	-450 140 40		-450 200 70	-500 140 40		ps
t <sub>h</sub>	Hold Time D to CLK+ SYNC- to CLK- CLK- to CKEN-	(Figure 4) (Figure 6)	-525 0 75	-575 45		-550 0 75	-600 45		-600 0 75	-650 45		ps
t <sub>pw</sub>	Minimum Pulse Width (No Data (D0-D7) SYNC CKEN	ote 13)	150 200 145			150 200 145			150 200 145			ps
t <sub>JITTER</sub>	Random Clock Jitter (RM ≤ f <sub>max</sub> Typ	S)		0.2	< 1		0.2	< 1		0.2	< 1	ps
V <sub>PP</sub>	Input Differential Voltage (Note 12)	Swing	150	800	1200	150	800	1200	150	800	1200	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times (20% – 80%)	S <sub>OUT</sub>	50	100	150	70	120	170	90	140	190	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

<sup>11.</sup> Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to  $V_{CC}$  – 2.0 V. 12.  $V_{PP}$ (min) is the minimum input swing for which AC parameters are guaranteed. 13. The minimum pulse width is valid only if the setup and hold times are respected.





Figure 4. Setup and Hold Time for Data



CKEN ts th

Figure 5. Setup Time for SYNC

Figure 6. Setup and Hold Time for CKEN

#### APPLICATION INFORMATION

The MC100EP446 is an integrated 8:1 parallel to serial converter. An attribute for EP446 is that the parallel inputs D0–D7 (Pins 17 – 24) can be configured to accept either CMOS, ECL, or TTL level signals by a combination of interconnects between  $V_{EF}$  (Pin 27) and  $V_{CF}$  (Pin 26) pins. For CMOS input levels, leave  $V_{EF}$  and  $V_{CF}$  open. For ECL operation, short  $V_{CF}$  and  $V_{EF}$  (Pins 26 and 27). For TTL operation, connect a 1.5 V supply reference to  $V_{CF}$  and leave the  $V_{EF}$  pin open. The 1.5 V reference voltage to  $V_{CF}$  pin can be accomplished by placing a 1.5 k $\Omega$  or 500  $\Omega$  between  $V_{CF}$  and  $V_{EF}$  for 3.3 V or 5.0 V power supplies, respectively.

Note: all pins requiring ECL voltage inputs must have a 50  $\Omega$  terminating resistor to  $V_{TT}$  ( $V_{TT} = V_{CC} - 2.0 \text{ V}$ ).

The CKSEL input (Pin 2) is provided to enable the user to select the serial data rate output between internal clock data rate or twice the internal clock data rate. For CKSEL LOW operation, the time from when the parallel data is latched 1 to when the data is seen on the  $S_{OUT}$  2 is on the falling edge of the  $7^{th}$  clock cycle plus internal propagation delay (Figure 7). Note the PCLK switches on the falling edge of CLK.




Figure 7. Timing Diagram 1:8 Parallel to Serial Conversion with CKSEL LOW

Similarly, for CKSEL HIGH operation, the time from when the parallel data is latched 1 to when the data is seen on the  $S_{OUT}$  2 is on the rising edge of the 14<sup>th</sup> clock cycle plus internal propagation delay (Figure 8). Furthermore, the PCLK switches on the rising edge of CLK.




Figure 8. Timing Diagram 1:8 Parallel to Serial Conversion with CKSEL HIGH

The device also features a differential SYNC input (Pins 29 and 30), which asynchronously reset all internal flip-flops and clock circuitry on the rising edge of SYNC. The release of SYNC is a synchronous process, which ensures that no runt serial data bits are generated. The falling edge of the SYNC followed by a falling edge of CLK initiates the start of the conversion process on the next rising edge of CLK (Figures 9 and 10). As shown in the figures below, the device will start to latch the parallel input data after the a falling edge of SYNC ①, followed by the falling edge CLK ②, on the next rising of edge of CLK ③ for CKSEL LOW




Figure 9. Timing Diagram 1:8 Parallel to Serial Conversion with CKSEL LOW and SYNC




Figure 10. Synchronous Release of SYNC for CKSEL LOW

For CKSEL HIGH, as shown in the timing diagrams below, the device will start to latch the parallel input data after the falling edge of SYNC ①, followed by the falling edge CLK ②, on the second rising edge of CLK ③ (Figures 11 and 12).




Figure 11. Timing Diagram 1:8 Parallel to Serial Conversion with CKSEL HIGH and SYNC




Figure 12. Synchronous Release of SYNC for CKSEL HIGH

The differential synchronous CKEN inputs (Pins 6 and 7), disable the internal clock circuitry. The synchronous CKEN will suspend all of the device activities and prevent runt pulses from being generated. The rising edge of CKEN followed by the falling edge of CLK will suspend all activities. The falling edge of CKEN followed by the falling edge of CLK will resume all activities (Figure 13).




Figure 13. Timing Diagram with CKEN with CKSEL HIGH

The differential PCLK output (Pins 14 and 15) is a word framer and can help the user synchronize the serial data output, S<sub>OUT</sub> (Pins 11 and 12), in their applications. Furthermore, PCLK can be used as a trigger for input parallel data (Figure 14).

An internally generated voltage supply, the  $V_{BB}$  pin, is available to this device only. For single-ended input

conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open. Also, both outputs of the differential pair must be terminated (50  $\Omega$  to  $V_{TT}$ ) even if only one output is used.




Figure 14. PCLK as Trigger Application




Figure 15. Typical  $V_{OUTPP}$  versus Input Clock Frequency, 25°C




Figure 16. SOUT System Jitter Measurement (Condition: 3.4 GHz input frequency, CKSEL HIGH, BEOFE32 bit pattern on SOUT




Figure 17. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC100EP446MNG	QFN-32 (Pb-Free)	74 Units / Rail
MC100EP446FAG	LQFP-32 (Pb-Free)	250 Units / Tray


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


#### **Resource Reference of Application Notes**

AN1405/D **ECL Clock Distribution Techniques** AN1406/D Designing with PECL (ECL at +5.0 V) ECLinPS™ I/O SPiCE Modeling Kit AN1503/D - Metastability and the ECLinPS Family AN1504/D AN1568/D - Interfacing Between LVDS and ECL - The ECL Translator Guide AN1672/D AND8001/D Odd Number Counters Design AND8002/D -Marking and Date Codes AND8020/D - Termination of ECL Logic Devices AND8066/D - Interfacing with ECLinPS AND8090/D - AC Characteristics of ECL Devices


ECLinPS is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.







#### **RECOMMENDED** SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


## QFN32 5x5, 0.5P

**DATE 23 OCT 2013** 

- 1. DIMENSIONS AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN
- 0.15 AND 0.30MM FROM THE TERMINAL TIP.
  COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.80	1.00	
A1		0.05	
A3	0.20 REF		
b	0.18	0.30	
D	5.00 BSC		
D2	2.95	3.25	
E	5.00 BSC		
E2	2.95	3.25	
е	0.50 BSC		
K	0.20		
L	0.30	0.50	
11		0.15	

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code

= Assembly Location WL = Wafer Lot

VV = Year WW = Work Week = Pb-Free Package

(Note: Microdot may be in either loca-

tion)
\*This information is generic. Please refer to device data sheet for actual part marking.

Pb-Free indicator, "G" or microdot " ■", may or may not be present.


DOCUMENT NUMBER:	98AON20032D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	QFN32 5x5 0.5P		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



LQFP-32, 7x7 CASE 561AB ISSUE O

**DATE 19 JUN 2008** 



ALL DIMENSIONS IN MM

DOCUMENT NUMBER:	98AON30893E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	32 LEAD LQFP, 7X7		PAGE 1 OF 1

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales