onsemi

Octal D Flip-Flop

MC74AC273, MC74ACT273


The MC74AC273/74ACT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (\overline{MR}) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the \overline{MR} input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Features

- Ideal Buffer for MOS Microprocessor or Memory
- Eight Edge-Triggered D Flip–Flops
- Buffered Common Clock
- Buffered, Asynchronous Master Reset
- See MC74AC377 for Clock Enable Version
- See MC74AC373 for Transparent Latch Version
- See MC74AC374 for 3-State Version
- Outputs Source/Sink 24 mA
- 'ACT273 Has TTL Compatible Inputs
- These are Pb-Free Devices



Pinout: 20-Lead Packages Conductors


MODE SELECT-FUNCTION TABLE

| Operating Made | | Inputs | Outputs | |
|----------------|----|--------|----------------|----------------|
| Operating Mode | MR | CP | D _n | Q _n |
| Reset (Clear) | L | Х | Х | L |
| Load '1' | Н | Г | Н | Н |
| Load '0' | Н | Г | L | L |

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial


_ = LOW-to-HIGH Clock Transition



| XXXXXX | = Specific Device Code |
|----------------|-------------------------------|
| А | = Assembly Location |
| WL, L | = Wafer Lot |
| YY, Y | = Year |
| WW, W | = Work Week |
| G or ■ | = Pb-Free Package |
| (Note: Microdo | ot may be in either location) |


PIN ASSIGNMENT

| PIN | FUNCTION | | | | | |
|--------------------------------|-------------------|--|--|--|--|--|
| D ₀ -D ₇ | Data Inputs | | | | | |
| MR | Master Reset | | | | | |
| CP | Clock Pulse Input | | | | | |
| Q ₀ -Q ₇ | Data Outputs | | | | | |



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.



NOTE: That this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 1. Logic Diagram

MAXIMUM RATINGS

| Symbol | Pa | rameter | Value | Unit |
|----------------------|-------------------------------------|--|------------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GN | D) | –0.5 to +6.5 | V |
| V _{IN} | DC Input Voltage (Referenced to GND |) | –0.5 to V _{CC} +0.5 | V |
| V _{OUT} | DC Output Voltage (Referenced to GN | D) (Note 1) | –0.5 to V _{CC} +0.5 | V |
| I _{IK} | DC Input Diode Current | | ±20 | mA |
| I _{OK} | DC Output Diode Current | | ±50 | mA |
| I _{OUT} | DC Output Sink/Source Current | | ±50 | mA |
| I _{CC} | DC Supply Current, per Output Pin | | ±50 | mA |
| I _{GND} | DC Ground Current, per Output Pin | | ±100 | mA |
| T _{STG} | Storage Temperature Range | | - 65 to + 150 | °C |
| TL | Lead temperature, 1 mm from Case fo | r 10 Seconds | 260 | °C |
| Τ _J | Junction Temperature Under Bias | | 140 | °C |
| θ_{JA} | Thermal Resistance (Note 2) | SOIC TSSOP | 96 150 | °C/W |
| MSL | Moisture Sensitivity | SOIC TSSOP | Level 3 Level 1 | |
| F _R | Flammability Rating | Oxygen Index: 30% – 35% | UL 94 V-0 @ 0.125 in | |
| V_{ESD} | ESD Withstand Voltage | Human Body Model (Note 3) Charged Device Model (Note 4) | > 2000 > 1000 | V |
| I _{Latchup} | Latchup Performance A | bove V_{CC} and Below GND at 85°C (Note 5) | ±100 | mA |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I_{OUT} absolute maximum rating must be observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

3. Tested to EIA/JESD22-A114-A.

4. Tested to JESD22-C101-A.

5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | | Min | Тур | Max | Unit |
|------------------------------------|--|-------------------------|-----|-----|-----------------|------|
| M | Supply Veltage | ′AC | 2.0 | 5.0 | 6.0 | v |
| V _{CC} | Supply Voltage | ′ACT | 4.5 | 5.0 | 5.5 | v |
| V _{in} , V _{out} | DC Input Voltage, Output Voltage (Ref. to GND) | | 0 | - | V _{CC} | V |
| | | V _{CC} @ 3.0 V | - | 150 | - | |
| t _r , t _f | t _r , t _f Input Rise and Fall Time (Note 6) 'AC Devices except Schmitt Inputs | V _{CC} @ 4.5 V | - | 40 | - | ns/V |
| | | V _{CC} @ 5.5 V | - | 25 | - | |
| | Input Rise and Fall Time (Note 7) | V _{CC} @ 4.5 V | - | 10 | - | |
| t _r , t _f | 'ACT Devices except Schmitt Inputs | V _{CC} @ 5.5 V | - | 8.0 | - | ns/V |
| T _A | Operating Ambient Temperature Range | | -40 | 25 | 85 | °C |
| I _{OH} | Output Current – High | | - | - | -24 | mA |
| I _{OL} | Output Current – Low | | - | - | 24 | mA |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. V_{IN} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 7. V_{IN} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

| | | | 74 | AC | 74AC | | |
|--------------------------------------|-----------------------------------|-------------------|-------------------------|----------------------|---------------------------------|------|---|
| Symbol | Parameter | V _{CC} | T _A = - | ⊦25°C | T _A = −40°C to +85°C | Unit | Conditions |
| | | (V) | Тур | Gu | aranteed Limits | | |
| V _{IH} | Minimum High Level Input Voltage | 3.0 4.5 5.5 | 1.5 2.25 2.75 | 2.1 3.15 3.85 | 2.1 3.15 3.85 | V | $\begin{array}{l} V_{OUT} = 0.1 \ V \\ or \ V_{CC} - 0.1 \ V \end{array}$ |
| V _{IL} | Maximum Low Level Input Voltage | 3.0 4.5 5.5 | 1.5 2.25 2.75 | 0.9 1.35 1.65 | 0.9 1.35 1.65 | V | $V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$ |
| V _{OH} | Minimum High Level Output Voltage | 3.0 4.5 5.5 | 2.99 4.49 5.49 | 2.9 4.4 5.4 | 2.9 4.4 5.4 | V | I _{OUT} = -50 μA |
| | | 3.0 4.5 5.5 | | 2.56 3.86 4.86 | 2.46 3.76 4.76 | v | $V_{IN} = V_{IL} \text{ or } V_{IH}$ -12 mA I_{OH} -24 mA -24 mA |
| V _{OL} | Maximum Low Level Output Voltage | 3.0 4.5 5.5 | 0.002 0.001 0.001 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V | I _{OUT} = 50 μA |
| | | 3.0 4.5 5.5 | - - - | 0.36 0.36 0.36 | 0.44 0.44 0.44 | V | $V_{IN} = V_{IL} \text{ or } V_{IH}$ 12 mA I_{OL} 24 mA 24 mA |
| I _{IN} | Maximum Input Leakage Current | 5.5 | _ | ±0.1 | ±1.0 | μA | $V_I = V_{CC}, GND$ |
| I _{OLD} I _{OHD} | †Minimum Dynamic Output Current | 5.5 5.5 | | | 75 –75 | mA | V _{OLD} = 1.65 V Max V _{OHD} = 3.85 V Min |
| I _{CC} | Maximum Quiescent Supply Current | 5.5 | _ | 8.0 | 80 | μA | $V_{IN} = V_{CC}$ or GND |

*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

NOTE: Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

AC CHARACTERISTICS

| | | | 74AC | | | 74 | | | | |
|------------------|--------------------------------------|-------------------|------------|--------------------------|--------------------|-----------------------|--------------|------------------------------|-----------------------------|------|
| Symbol | Parameter | V _{CC} * | | V _{CC} * (V) | T _A = + | 25°C C _L = | 50 pF | T _A = −40°C to +8 | 85°C C _L = 50 pF | Unit |
| | | (•) | Min | Тур | Max | Min | Max | | | |
| f _{max} | Maximum Clock Frequency | 3.3 5.0 | 90 140 | 125 175 | | 75 125 | | Mhz | | |
| t _{PLH} | Propagation Delay Clock to Output | 3.3 5.0 | 4.0 3.0 | 7.0 5.5 | 12.5 9.0 | 3.0 2.5 | 14.0 10.0 | ns | | |
| t _{PHL} | Propagation Delay Clock to Output | 3.3 5.0 | 4.0 3.0 | 7.0 5.0 | 13.0 10.0 | 3.5 2.5 | 14.5 11.0 | ns | | |
| t _{PHL} | Propagation Delay MR to Output | 3.3 5.0 | 4.0 3.0 | 7.0 5.0 | 13.0 10.0 | 3.5 2.5 | 14.0 10.5 | ns | | |

*Voltage Range 3.3 V is 3.3 V ± 0.3 V. Voltage Range 5.0 V is 5.0 V ± 0.5 V.

AC OPERATING REQUIREMENTS

| | | | 74AC | | 74AC | |
|------------------|---------------------------------------|--------------------------|------------------------|------------------------|--|------|
| Symbol | Parameter | V _{CC} * (V) | T _A = +25°C | C _L = 50 pF | T _A = −40°C to +85°C C _L = 50 pF | Unit |
| | | (•) | Тур | | Guaranteed Minimum | |
| t _s | Setup Time, HIGH or LOW Data to CP | 3.3 5.0 | 3.5 2.5 | 5.5 4.0 | 6.0 4.5 | ns |
| t _h | Hold Time, HIGH or LOW Data to CP | 3.3 5.0 | -2.0 -1.0 | 0 1.0 | 0 1.0 | ns |
| t _w | Clock Pulse Width HIGH or LOW | 3.3 5.0 | 3.5 2.5 | 5.5 4.0 | 6.0 4.5 | ns |
| t _w | MR Pulse Width HIGH or LOW | 3.3 5.0 | 2.0 1.5 | 5.5 4.0 | 6.0 4.5 | ns |
| t _{rec} | Recovery Time MR to CP | 3.3 5.0 | 1.5 1.0 | 3.5 2.0 | 4.5 3.0 | ns |

*Voltage Range 3.3 V is 3.3 V ± 0.3 V. Voltage Range 5.0 V is 5.0 V ± 0.5 V.

DC CHARACTERISTICS

| | | | 744 | СТ | 74ACT | | |
|--------------------------------------|---|------------|------------------------------------|--------------|----------------|----|---|
| Symbol | Parameter V_{CC} $T_A = +25^{\circ}C$ | | T _A = –40°C to +85°C | Unit | Conditions | | |
| | | | Тур | Gua | ranteed Limits | | |
| V _{IH} | Minimum High Level Input Voltage | 4.5 5.5 | 1.5 1.5 | 2.0 2.0 | 2.0 2.0 | V | $V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$ |
| V_{IL} | Maximum Low Level Input Voltage | 4.5 5.5 | 1.5 1.5 | 0.8 0.8 | 0.8 0.8 | V | $V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$ |
| V _{OH} | Minimum High Level Output Voltage | 4.5 5.5 | 4.49 5.49 | 4.4 5.4 | 4.4 5.4 | V | I _{OUT} = -50 μA |
| | | 4.5 5.5 | | 3.86 4.86 | 3.76 4.76 | V | $*V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} -24 \text{ mA}$ -24 mA |
| V _{OL} | Maximum Low Level Output Voltage | 4.5 5.5 | 0.001 0.001 | 0.1 0.1 | 0.1 0.1 | V | I _{OUT} = 50 μA |
| | | 4.5 5.5 | | 0.36 0.36 | 0.44 0.44 | V | $*V_{IN} = V_{IL} \text{ or } V_{IH}$ 24 mA I_{OL} 24 mA |
| I _{IN} | Maximum Input Leakage Current | 5.5 | - | ±0.1 | ±1.0 | μΑ | V _I = V _{CC} , GND |
| ΔI_{CCT} | Additional Max. I _{CC} /Input | 5.5 | 0.6 | - | 1.5 | mA | $V_{I} = V_{CC} - 2.1 V$ |
| I _{OLD} I _{OHD} | †Minimum Dynamic Output Current | 5.5 5.5 | | | 75 –75 | mA | V _{OLD} = 1.65 V Max V _{OHD} = 3.85 V Min |
| I _{CC} | Maximum Quiescent Supply Current | 5.5 | - | 8.0 | 80 | μA | $V_{IN} = V_{CC}$ or GND |

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS

| | | | | 74ACT | | 74A | | |
|------------------|-----------------------------------|---------------------|-----------------------|---------|--|---------------------|------|-----|
| Symbol Parameter | V _{CC} * (V) | T _A = +2 | :5°C C _L ⊧ | = 50 pF | T _A = -40°C C _L = 5 | C to +85°C 50 pF | Unit | |
| | | | Min | Тур | Max | Min | Max | |
| f _{max} | Maximum Clock Frequency | 5.0 | 125 | 200 | - | 125 | - | MHz |
| t _{PHL} | Propagation Delay Clock to Output | 5.0 | 3.0 | 6.0 | 10 | 2.5 | 11.0 | ns |
| t _{PLH} | Propagation Delay Clock to Output | 5.0 | 3.0 | 6.5 | 11 | 2.5 | 12.0 | ns |
| t _{PHL} | Propagation Delay MR to Output | 5.0 | 3.0 | 7.0 | 11 | 2.5 | 11.5 | ns |

*Voltage Range 5.0 V is 5.0 V ±0.5 V.

AC OPERATING REQUIREMENTS

| | | | 74 A | СТ | 74ACT | |
|------------------|--------------------------------------|-----|------------------------|------------------------|--|------|
| Symbol | Parameter | | T _A = +25°C | C _L = 50 pF | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$ | Unit |
| | | | Тур | Guara | nteed Minimum | |
| t _s | Setup Time, HIGH or LOW – Data to CP | 5.0 | 3.0 | 4.5 | 5.0 | ns |
| t _h | Hold Time, HIGH or LOW – Data to CP | 5.0 | -2.5 | 2.0 | 2.0 | ns |
| tw | Clock Pulse Width – HIGH or LOW | 5.0 | 2.5 | 4.0 | 4.5 | ns |
| t _w | MR Pulse Width – HIGH or LOW | 5.0 | 2.5 | 4.0 | 4.5 | ns |
| t _{rec} | Recovery Time – MR to CP | 5.0 | -1.0 | 2.0 | 3.0 | ns |

*Voltage Range 5.0 V is 5.0 V ± 0.5 V.

CAPACITANCE

| Symbol | Parameter | Value Typ | Unit | Test Conditions |
|-----------------|-------------------------------|-----------|------|------------------|
| C _{IN} | Input Capacitance | 4.5 | pF | $V_{CC} = 5.0 V$ |
| C _{PD} | Power Dissipation Capacitance | 50 | pF | $V_{CC} = 5.0 V$ |

ORDERING INFORMATION

| Device | Marking | Package | Shipping [†] |
|-----------------|------------|-----------|-----------------------|
| MC74AC273DWG | AC273 | SOIC-20WB | 38 Units / Rail |
| MC74AC273DWR2G | AC273 | SOIC-20WB | 1000 / Tape & Reel |
| MC74AC273DTR2G | AC 273 | TSSOP-20 | 2500 / Tape & Reel |
| MC74ACT273DWG | ACT273 | SOIC-20WB | 38 Units / Rail |
| MC74ACT273DWR2G | ACT273 | SOIC-20WB | 1000 / Tape & Reel |
| MC74ACT273DTR2G | ACT 273 | TSSOP-20 | 2500 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

semi



SOIC-20 WB

DATE 22 APR 2015

- NOTES:
 DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | MILLIMETERS | | |
|-----|-------------|-------|--|
| DIM | MIN | MAX | |
| Α | 2.35 | 2.65 | |
| A1 | 0.10 | 0.25 | |
| b | 0.35 | 0.49 | |
| C | 0.23 | 0.32 | |
| D | 12.65 | 12.95 | |
| E | 7.40 | 7.60 | |
| е | 1.27 BSC | | |
| H | 10.05 | 10.55 | |
| h | 0.25 | 0.75 | |
| L | 0.50 | 0.90 | |
| θ | 0 ° | 7 ° | |

GENERIC **MARKING DIAGRAM***

| 20 | A | <u> </u> | a |
|-------------|---------|---|----------|
| | С | XXXXXXXXXXXX XXXXXXXXXXXX AWLYYWWG | |
| 1 1 | H | 88888888 | J |
| A W Y | ′L Y | (XX = Specific Device (= Assembly Locati Wafer Lot Year Work Week | |
| Ŵ | W | / = Work Week | |

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | | |
|--|-------------|---|-------------|--|--|--|
| DESCRIPTION: | SOIC-20 WB | | PAGE 1 OF 1 | | | |
| onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or the rights of others. | | | | | | |

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>