Octal 3-State Noninverting Transparent Latch

MC74HC573A, MC74HCT573A

The MC74HC573A / MC74HCT573A is identical in pinout to the LS573. The MC74HC573A device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The MC74HCT573A may be used as a level converter for interfacing TTL or NMOS outputs to High–Speed CMOS inputs.

These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. When Latch Enable goes low, data meeting the setup and hold time becomes latched.

The HC573A/HCT573A is identical in function to the HC373A/HCT373A but has the data inputs on the opposite side of the package from the outputs to facilitate PC board layout.

Features

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V (HC), 4.5 to 5.5 V (HCT)
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 234 FETs or 58.5 Equivalent Gates
- –Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant





Figure 1. Logic Diagram





SOIC-20 DW SUFFIX CASE 751D TSSOP-20 DT SUFFIX CASE 948E





PIN ASSIGNMENT

0

F

| | | _ | |
|----|---------------------------------|--|---|
| 1 | 20 | | V _{CC} |
| 2 | 19 | | Q0 |
| 3 | 18 | | Q1 |
| 4 | 17 | | Q2 |
| 5 | 16 | | Q3 |
| 6 | 15 | | Q4 |
| 7 | 14 | | Q5 |
| 8 | 13 | | Q6 |
| 9 | 12 | | Q7 |
| 10 | 11 | | LATCH |
| | | • | ENABLE |
| | 3 4 5 6 7 8 9 | $\begin{array}{cccc} 2 & 19 \\ 3 & 18 \\ 4 & 17 \\ 5 & 16 \\ 6 & 15 \\ 7 & 14 \\ 8 & 13 \\ 9 & 12 \end{array}$ | 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 |

FUNCTION TABLE

| | Inputs | | Output |
|------------------|-----------------|---|-----------|
| Output Enable | Latch Enable | D | q |
| L | Н | Н | Н |
| L | Н | L | L |
| L | L | x | No Change |
| н | Х | Х | Z |

X = Don't Care

Z = High Impedance

ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

MAXIMUM RATINGS

| Symbol | Parameter | | Value | Unit |
|------------------|--|--|-------------------------------|------|
| V _{CC} | DC Supply Voltage | | –0.5 to +6.5 | V |
| V _{IN} | DC Input Voltage | | -0.5 to V _{CC} + 0.5 | V |
| V _{OUT} | DC Output Voltage | | –0.5 to V _{CC} + 0.5 | V |
| I _{IN} | DC Input Current, per Pin | | ±20 | mA |
| I _{OUT} | DC Output Current, per Pin | | ±35 | mA |
| I _{CC} | DC Supply Current, V_{CC} and GND Pins | | ±75 | mA |
| I _{IK} | Input Clamp Current (V _{IN} < 0 or V _{IN} > V _{CC}) | | ±20 | mA |
| I _{OK} | Output Clamp Current (V _{OUT} < 0 or V _{OUT} > V _{CC}) | | ±20 | mA |
| T _{STG} | Storage Temperature | | –65 to +150 | °C |
| ΤL | Lead Temperature, 1 mm from Case for 10 Seconds | | 260 | °C |
| TJ | Junction Temperature Under Bias | | ±150 | °C |
| θ_{JA} | Thermal Resistance (Note 1) | SOIC-20W WQFN20 QFN20 TSSOP-20 | 96 99 111 150 | °C/W |
| P _D | Power Dissipation in Still Air at 25°C | SOIC-20W WQFN20 QFN20 TSSOP-20 | 1302 1256 1127 833 | mW |
| MSL | Moisture Sensitivity | SOIC-20W All Other Packages | Level 3 Level 1 | - |
| F _R | Flammability Rating | Oxygen Index: 28 to 34 | UL 94 V–0 @ 0.125 in | - |
| V_{ESD} | ESD Withstand Voltage (Note 2) | Human Body Model Charged Device Model | >2000 N/A | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.

2. HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|------------------------------------|---|-------------|--------------------|------|
| MC74HC | | | | - |
| V _{CC} | DC Supply Voltage | 2.0 | 6.0 | V |
| V _{IN} , V _{OUT} | DC Input Voltage, Output Voltage (Note 3) | 0 | V _{CC} | V |
| T _A | Operating Free-Air Temperature | 55 | +125 | °C |
| t _r , t _f | Input Rise or Fall Time $V_{CC} = 2.0 \text{ V} \\ V_{CC} = 4.5 \text{ V} \\ V_{CC} = 6.0 \text{ V} \\ \end{array}$ | 0 0 0 | 1000 500 400 | ns |

MC74HCT

| V _{CC} | DC Supply Voltage | 4.5 | 5.5 | V |
|---------------------------------|---|-----|-----------------|----|
| $V_{\text{IN}}, V_{\text{OUT}}$ | DC Input Voltage, Output Voltage (Note 3) | 0 | V _{CC} | V |
| T _A | Operating Free-Air Temperature | -55 | +125 | °C |
| t _r , t _f | Input Rise or Fall Time | 0 | 500 | ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS (MC74HC573A)

| | | | | Gu | aranteed Li | mit | |
|-----------------|---|--|--------------------------|---------------------------|---------------------------|---------------------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} V | –55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | V_{OUT} = 0.1 V or V_{CC} – 0.1 V $ I_{OUT} \le 20 \ \mu A$ | 2.0 3.0 4.5 6.0 | 1.5 2.1 3.15 4.2 | 1.5 2.1 3.15 4.2 | 1.5 2.1 3.15 4.2 | V |
| V _{IL} | Maximum Low-Level Input Voltage | V_{OUT} = 0.1 V or V_{CC} – 0.1 V $\left I_{OUT}\right \leq$ 20 μA | 2.0 3.0 4.5 6.0 | 0.5 0.9 1.35 1.8 | 0.5 0.9 1.35 1.8 | 0.5 0.9 1.35 1.8 | V |
| V _{OH} | Minimum High-Level Output | $V_{IN} = V_{IH} \text{ or } V_{IL}$ | | | | | V |
| | Voltage | I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | |
| | | $\begin{split} I_{OUT} &\leq 2.4 \text{ mA} \\ I_{OUT} &\leq 6.0 \text{ mA} \\ I_{OUT} &\leq 7.8 \text{ mA} \end{split}$ | 3.0 4.5 6.0 | 2.48 3.98 5.48 | 2.34 3.84 5.34 | 2.2 3.7 5.2 | |
| V _{OL} | Minimum Low-Level Output | $V_{IN} = V_{IH} \text{ or } V_{IL}$ | | | | | V |
| | Voltage | I _{OUT} ≤ 20 μA | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | |
| | | $\begin{split} I_{OUT} &\leq 2.4 \text{ mA} \\ I_{OUT} &\leq 6.0 \text{ mA} \\ I_{OUT} &\leq 7.8 \text{ mA} \end{split}$ | 3.0 4.5 6.0 | 0.26 0.26 0.26 | 0.33 0.33 0.33 | 0.4 0.4 0.4 | |
| I _{IN} | Maximum Input Leakage Current | V _{IN} = V _{CC} or GND | 6.0 | ±0.1 | ±1.0 | ±1.0 | μΑ |
| I _{OZ} | Maximum Three-State Leakage Current | Output in High Impedance; $V_{IN} = V_{IH}$ or V_{IL} ; $V_{OUT} = V_{CC}$ or GND | 6.0 | ±0.5 | ±5.0 | ±10.0 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | V _{IN} = V _{CC} or GND | 6.0 | 4.0 | 40 | 160 | μΑ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Guaranteed Limit –55 to Vcc ≤ 125°C Symbol Parameter v 25°C ≤ 85°C Unit Maximum Propagation Delay, D to Q 2.0 150 190 t_{PLH}, 225 ns t_{PHL} 3.0 100 140 180 4.5 30 38 45 6.0 26 38 33 Maximum Propagation Delay, Latch Enable to Q 200 2.0 160 240 t_{PLH}, ns t_{PHL} 3.0 105 145 190 4.5 32 40 48 6.0 27 34 41 Maximum Propagation Delay, Output Enable to Q 2.0 150 225 t_{PLZ}, 190 ns t_{PHZ} 3.0 100 140 180 4.5 30 38 45 6.0 26 33 38 225 150 Maximum Propagation Delay, Output Enable to Q 2.0 190 t_{PZL}, ns t_{PZH} 3.0 100 140 180 4.5 30 38 45 6.0 26 33 38 Maximum Output Transition Time, Any Output 2.0 60 75 90 t_{TLH}, ns t_{THL} 3.0 23 27 32 4.5 12 15 18 6.0 10 13 15 CIN Maximum Input Capacitance 10 10 10 рF _ pF Maximum Three-State Output Capacitance 15 15 15 C_{OUT} _ (Output in High Impedance State)

AC ELECTRICAL CHARACTERISTICS (MC74HC573A) (See Figures 2 and 3)

| | | | Typical @ 25°C | |
|-----------------|---|-----|----------------|----|
| C _{PD} | Power Dissipation Capacitance (Per Enabled Output) (Note 4) | 5.0 | 23 | pF |

4. Used to determine the no–load dynamic power consumption: $P_D = C_{PD} \times V_{CC}^2 \times f + I_{CC} \times V_{CC}$.

TIMING REQUIREMENTS (MC74HC573A) (See Figures 2 and 3)

| | | | Gu | aranteed Li | mit | |
|---------------------------------|---------------------------------------|------------------------|----------------|-------------|---------|------|
| Symbol | Parameter | V _{CC} (V) | -55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| t _{SU} | Minimum Setup Time, D to Latch Enable | 2.0 | 50 | 65 | 75 | ns |
| | | 3.0 | 40 | 50 | 60 | |
| | | 4.5 | 10 | 13 | 15 | |
| | | 6.0 | 9.0 | 11 | 13 | |
| t _h | Minimum Hold Time, Latch Enable to D | 2.0 | 5.0 | 5.0 | 5.0 | ns |
| | | 3.0 | 5.0 | 5.0 | 5.0 | |
| | | 4.5 | 5.0 | 5.0 | 5.0 | |
| | | 6.0 | 5.0 | 5.0 | 5.0 | |
| t _W | Minimum Pulse Width, Latch Enable | 2.0 | 75 | 95 | 110 | ns |
| | | 3.0 | 60 | 80 | 90 | |
| | | 4.5 | 15 | 19 | 22 | |
| | | 6.0 | 13 | 16 | 19 | |
| t _r , t _f | Maximum Input Rise and Fall Times | 2.0 | 1000 | 1000 | 1000 | ns |
| | | 3.0 | 800 | 800 | 800 | |
| | | 4.5 | 500 | 500 | 500 | |
| | | 6.0 | 400 | 400 | 400 | |

| | | | | Gu | aranteed Li | mit | |
|-----------------|---|---|----------------------|----------------|-------------|------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} V | –55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | $\label{eq:VOUT} \begin{split} V_{OUT} = 0.1 \; V \; \text{or} \; V_{CC} 0.1 \; V; \\ I_{OUT} \leq 20 \; \mu A \end{split}$ | 4.5 5.5 | 2.0 2.0 | 2.0 2.0 | 2.0 2.0 | V |
| V _{IL} | Maximum Low-Level Input Voltage | $\begin{array}{l} V_{OUT} = 0.1 \; V \; \text{or} \; V_{CC} 0.1 \; V; \\ \left I_{OUT} \right \leq 20 \; \mu A \end{array} \label{eq:VOUT}$ | 4.5 5.5 | 0.8 0.8 | 0.8 0.8 | 0.8 0.8 | V |
| V _{OH} | Minimum High-Level Output | $V_{IN} = V_{IH} \text{ or } V_{IL};$ | | | | | V |
| | Voltage | I _{OUT} ≤ 20 μA | 4.5 5.5 | 4.4 5.4 | 4.4 5.4 | 4.4 5.4 | |
| | | I _{OUT} ≤ 6.0 mA | 4.5 | 3.98 | 3.84 | 3.7 | |
| V _{OL} | Maximum Low-Level Output | $V_{IN} = V_{IH} \text{ or } V_{IL};$ | | | | | V |
| | Voltage | I _{OUT} ≤ 20 μA | 4.5 5.5 | 0.1 0.1 | 0.1 0.1 | 0.1 0.1 | |
| | | I _{OUT} ≤ 6.0 mA | 4.5 | 0.26 | 0.33 | 0.4 | 1 |
| I _{IN} | Maximum Input Leakage Current | V _{IN} = V _{CC} or GND | 5.5 | ±0.1 | ±1.0 | ±1.0 | μA |
| I _{OZ} | Maximum Three-State Leakage Current | $ \begin{array}{l} \text{Output in High Impedance;} \\ \text{V}_{\text{IN}} = \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IL}}; \\ \text{V}_{\text{OUT}} = \text{V}_{\text{CC}} \text{ or GND} \end{array} $ | 5.5 | ±0.5 | ±5.0 | ±10.0 | μΑ |
| ICC | Maximum Quiescent Supply Cur- rent (per Package) | $V_{IN} = V_{CC}$ or GND | 5.5 | 4.0 | 40 | 160 | μA |

DC ELECTRICAL CHARACTERISTICS (MC74HCT573A)

| ſ | | | | | ≥ -55°C | 25°C to 125°C | | 1 |
|---|-----------------|---|---|-----|---------|---------------|----|---|
| | ΔI_{CC} | Additional Quiescent Supply Cur- rent (Note 5) | V_{IN} = 2.4 V, Any One Input; V_{IN} = V_{CC} or GND, Other Inputs; I_{OUT} = 0 µA | 5.5 | 2.9 | 2.4 | mA | |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

AC ELECTRICAL CHARACTERISTICS (MC74HCT573A) (See Figures 2 and 3)


| | | | Gu | aranteed Li | mit | |
|--|--|----------------------|----------------|-------------|---------|------|
| Symbol | Parameter | V _{CC} V | –55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, D to Q | 4.5 – 5.5 | 30 | 38 | 45 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Latch Enable to Q | 4.5 – 5.5 | 30 | 38 | 45 | ns |
| t _{PLZ} , t _{PHZ} | Maximum Propagation Delay, Output Enable to Q ENABLE B to YB | 4.5 – 5.5 | 28 | 35 | 42 | ns |
| t _{PZL} , t _{PZH} | Maximum Propagation Delay, Output Enable to Q ENABLE B to YB | 4.5 – 5.5 | 28 | 35 | 42 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output | 4.5 – 5.5 | 12 | 15 | 18 | ns |
| C _{IN} | Maximum Input Capacitance | - | 10 | 10 | 10 | pF |
| C _{OUT} | Maximum Three–State Output Capacitance (Output in High Impedance State) | _ | 15 | 15 | 15 | pF |

| | , | Typical @ 25°C | | |
|--|----|----------------|-----|---|
| C _{PD} Power Dissipation Capacitance (Per Enabled Output) (Note 6) 5.0 48 | pF | 48 | 5.0 | Power Dissipation Capacitance (Per Enabled Output) (Note 6) |

6. Used to determine the no-load dynamic power consumption: $P_D = C_{PD} \times V_{CC}^2 \times f + I_{CC} \times V_{CC}$.


TIMING REQUIREMENTS (MC74HCT573A) (See Figures 2 and 3)

| | | | Guaranteed Limit | | | |
|---------------------------------|---------------------------------------|------------------------|------------------|--------|---------|------|
| Symbol | Parameter | V _{CC} (V) | -55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| ts∪ | Minimum Setup Time, D to Latch Enable | 4.5 – 5.5 | 10 | 13 | 15 | ns |
| t _h | Minimum Hold Time, Latch Enable to D | 4.5 – 5.5 | 5.0 | 5.0 | 5.0 | ns |
| t _W | Minimum Pulse Width, Latch Enable | 4.5 – 5.5 | 15 | 19 | 22 | ns |
| t _r , t _f | Maximum Input Rise and Fall Times | 4.5 – 5.5 | 500 | 500 | 500 | ns |





| Test | Switch Position | CL | RL |
|-------------------------------------|-----------------|-------|------|
| t _{PLH} / t _{PHL} | Open | 50 pF | 1 kΩ |
| t _{PLZ} / t _{PZL} | V _{CC} | | |
| t _{PHZ} / t _{PZH} | GND | | |


 $^{\ast}\text{C}_{\text{L}}$ Includes probe and jig capacitance











| Device | V _{IN} , V | V _m , V |
|-------------|---------------------|-----------------------|
| MC74HC573A | V _{CC} | 50% x V _{CC} |
| MC74HCT573A | 3 V | 1.3 V |

Figure 3. Switching Waveforms




Figure 4. Expanded Logic Diagram


ORDERING INFORMATION

| Device | Package | Marking | Shipping [†] |
|---------------------|--------------|-------------|--------------------------|
| MC74HC573ADWG | SOIC-20 Wide | HC573A | 38 Units / Rail |
| MC74HC573ADWR2G | SOIC-20 Wide | HC573A | 1000 / Tape & Reel |
| MC74HC573ADTG | TSSOP-20 | HC 573A | 75 Units / Rail |
| MC74HC573ADTR2G | TSSOP-20 | HC 573A | 2500 / Tape & Reel |
| MC74HC573ADTR2G-Q* | TSSOP-20 | HC 573A | 2500 Units / Tape & Reel |
| MC74HCT573ADWG | SOIC-20 Wide | HCT573A | 38 Units / Rail |
| MC74HCT573ADWR2G | SOIC-20 Wide | HCT573A | 1000 / Tape & Reel |
| MC74HCT573ADTR2G | TSSOP-20 | HCT 573A | 2500/ Tape & Reel |
| MC74HCT573ADTR2G-Q* | TSSOP-20 | HCT 573A | 2500 / Tape & Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

semi



SOIC-20 WB

DATE 22 APR 2015

- NOTES:
 DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | MILLIMETERS | | |
|-----|-------------|-------|--|
| DIM | MIN MAX | | |
| Α | 2.35 | 2.65 | |
| A1 | 0.10 | 0.25 | |
| b | 0.35 | 0.49 | |
| C | 0.23 | 0.32 | |
| D | 12.65 | 12.95 | |
| E | 7.40 | 7.60 | |
| е | 1.27 BSC | | |
| Н | 10.05 | 10.55 | |
| h | 0.25 | 0.75 | |
| L | 0.50 | 0.90 | |
| θ | 0 ° | 7 ° | |

GENERIC **MARKING DIAGRAM***

| 20 | A | <u> </u> | a |
|-------------|---------|---|----------|
| | С | XXXXXXXXXXXX XXXXXXXXXXXX AWLYYWWG | |
| 1 1 | H | 88888888 | J |
| A W Y | ′L Y | (XX = Specific Device (= Assembly Locati Wafer Lot Year Work Week | |
| Ŵ | W | / = Work Week | |

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | | |
|--|-------------|---|-------------|--|--|--|
| DESCRIPTION: | SOIC-20 WB | | PAGE 1 OF 1 | | | |
| onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others. | | | | | | |

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>