Switch-mode NPN Bipolar Power Transistor

For Switching Power Supply Applications

MJE18008, MJF18008

The MJE18008 have an applications specific state-of-the-art die designed for use in 220 V line-operated switch-mode Power supplies and electronic light ballasts.

Features

- Improved Efficiency Due to Low Base Drive Requirements:
  - ♦ High and Flat DC Current Gain h_{FE}
  - ♦ Fast Switching
  - ♦ No Coil Required in Base Circuit for Turn-Off (No Current Tail)
- Tight Parametric Distributions are Consistent Lot-to-Lot
- Two Package Choices: Standard TO-220 or Isolated TO-220
- MJF18008, Case 221D, is UL Recognized at 3500 V_{RMS}: File #E69369
- These Devices are Pb-Free and are RoHS Compliant*

POWER TRANSISTOR
8.0 AMPERES
1000 VOLTS
45 and 125 WATTS





TO-220AB
CASE 221A-09
STYLE 1



TO-220 FULLPACK
CASE 221D
STYLE 2
UL RECOGNIZED

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Sustaining Voltage	V_{CEO}	450	Vdc
Collector-Base Breakdown Voltage	V_{CES}	1000	Vdc
Emitter-Base Voltage	V_{EBO}	9.0	Vdc
Collector Current -Continuous	I_C	8.0	Adc
Collector Current - Peak (Note 1)	I_{CM}	16	Adc
Base Current - Continuous	I_B	4.0	Adc
Base Current -Peak (Note 1)	I_{BM}	8.0	Adc
RMS Isolation Voltage (Note 2) MJF18008 Test No. 1 Per Figure 22a Test No. 1 Per Figure 22b Test No. 1 Per Figure 22c (for 1 sec, R.H. < 30%, T_A = 25 °C)	V_{ISOL}	 4500 3500 1500	V
Total Device Dissipation @ T_C = 25 °C MJE18008 MJF18008	P_D	 125 45	W
Derate above 25 °C MJE18008 MJF18008	–	 1.0 0.36	W/°C
Operating and Storage Temperature	T_J, T_{stg}	−65 to 150	°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case MJE18008 MJF18008	$R_{\theta JC}$	 1.0 2.78	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8″ from Case for 5 Seconds	T_L	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.
2. Proper strike and creepage distance must be provided.

MARKING DIAGRAM



G = Pb-Free Package
A = Assembly Location
Y = Year
WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MJE18008G	TO-220AB (Pb−Free)	50 Units / Rail
MJF18008G	TO-220 (Fullpack) (Pb−Free)	50 Units / Rail

* For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

© Semiconductor Components Industries, LLC, 2015

ELECTRICAL CHARACTERISTICS (T_C = 25 °C unless otherwise specified)

Characteristic				Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS								
Collector−Emitter Sustaining Voltage (I_C = 100 mA, L = 25 mH)				$V_{CEO(sus)}$	450	–	–	Vdc
Collector Cutoff Current (V_{CE} = Rated V_{CEO}, I_B = 0)				I_{CEO}	–	–	100	μAdc
Collector Cutoff Current (V_{CE} = Rated V_{CES}, V_{EB} = 0)				I_{CES}	–	–	100	μAdc
			(T_C = 125 °C)		–	–	500	
	(V_{CE} = 800 V, V_{EB} = 0)		(T_C = 125 °C)		–	–	100	
Emitter Cutoff Current (V_{EB} = 9.0 Vdc, I_C = 0)				I_{EBO}	–	–	100	μAdc
ON CHARACTERISTICS								
Base−Emitter Saturation Voltage (I_C = 2.0 Adc, I_B = 0.2 Adc)				$V_{BE(sat)}$	–	0.82	1.1	Vdc
(I_C = 4.5 Adc, I_B = 0.9 Adc)					–	0.92	1.25	
Collector−Emitter Saturation Voltage				$V_{CE(sat)}$				Vdc
(I_C = 2.0 Adc, I_B = 0.2 Adc)					–	0.3	0.6	
			(T_C = 125 °C)		–	0.3	0.65	
(I_C = 4.5 Adc, I_B = 0.9 Adc)					–	0.35	0.7	
			(T_C = 125 °C)		–	0.4	0.8	
DC Current Gain (I_C = 1.0 Adc, V_{CE} = 5.0 Vdc)				h_{FE}	14	–	34	–
			(T_C = 125 °C)		–	28	–	
(I_C = 4.5 Adc, V_{CE} = 1.0 Vdc)					6.0	9.0	–	
			(T_C = 125 °C)		5.0	8.0	–	
(I_C = 2.0 Adc, V_{CE} = 1.0 Vdc)					11	15	–	
			(T_C = 125 °C)		11	16	–	
(I_C = 10 mAdc, V_{CE} = 5.0 Vdc)					10	20	–	
DYNAMIC CHARACTERISTICS								
Current Gain Bandwidth (I_C = 0.5 Adc, V_{CE} = 10 Vdc, f = 1.0 MHz)				f_T	–	13	–	MHz
Output Capacitance (V_{CB} = 10 Vdc, I_E = 0, f = 1.0 MHz)				C_{ob}	–	100	150	pF
Input Capacitance (V_{EB} = 8.0 V)				C_{ib}	–	1750	2500	pF
Dynamic Saturation Voltage: Determined 1.0 μs and 3.0 μs respectively after rising I_{B1} reaches 90% of final I_{B1} (see Figure 18)	(I_C = 2.0 Adc I_{B1} = 200 mAdc V_{CC} = 300 V)	1.0 μs	(T_C = 125 °C)	$V_{CE(dsat)}$	–	5.5	–	Vdc
					–	11.5	–	
		3.0 μs			–	3.5	–	
			(T_C = 125 °C)		–	6.5	–	
	(I_C = 5.0 Adc I_{B1} = 1.0 Adc V_{CC} = 300 V)	1.0 μs			–	11.5	–	
			(T_C = 125 °C)		–	14.5	–	
		3.0 μs			–	2.4	–	
			(T_C = 125 °C)		–	9.0	–	
SWITCHING CHARACTERISTICS: Resistive Load (D.C. ≤ 10%, Pulse Width = 20 μs)								
Turn-On Time	(I_C = 2.0 Adc, I_{B1} = 0.2 Adc, I_{B2} = 1.0 Adc, V_{CC} = 300 V)			t_{on}	–	200	300	ns
			(T_C = 125 °C)		–	190	–	
Turn-Off Time				t_{off}	–	1.2	2.5	μs
			(T_C = 125 °C)		–	1.5	–	
Turn-On Time	(I_C = 4.5 Adc, I_{B1} = 0.9 Adc, I_{B2} = 2.25 Adc, V_{CC} = 300 V)			t_{on}	–	100	180	ns
			(T_C = 125 °C)		–	250	–	
Turn-Off Time				t_{off}	–	1.6	2.5	μs
			(T_C = 125 °C)		–	2.0	–	
SWITCHING CHARACTERISTICS: Inductive Load (V_{clamp} = 300 V, V_{CC} = 15 V, L = 200 μH)								
Fall Time	(I_C = 2.0 Adc, I_{B1} = 0.2 Adc, I_{B2} = 1.0 Adc)			t_{fi}	–	100	180	ns
			(T_C = 125 °C)		–	120	–	
Storage Time				t_{si}	–	1.5	2.75	μs
			(T_C = 125 °C)		–	1.9	–	
Crossover Time				t_c	–	250	350	ns
			(T_C = 125 °C)		–	230	–	
Fall Time	(I_C = 4.5 Adc, I_{B1} = 0.9 Adc, I_{B2} = 2.25 Adc)			t_{fi}	–	85	150	ns
			(T_C = 125 °C)		–	135	–	
Storage Time				t_{si}	–	2.0	3.2	μs
			(T_C = 125 °C)		–	2.6	–	
Crossover Time				t_c	–	210	300	ns
			(T_C = 125 °C)		–	250	–	

3. Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.
4. Proper strike and creepage distance must be provided.

Share Feedback
Your Opinion Matters

TYPICAL STATIC CHARACTERISTICS



Figure 1. DC Current Gain @ 1 Volt



Figure 2. DC Current Gain @ 5 Volts



Figure 3. Collector Saturation Region



Figure 4. Collector−Emitter Saturation Voltage



Figure 5. Base−Emitter Saturation Region



Figure 6. Capacitance

Share Feedback
Your Opinion Matters

TYPICAL SWITCHING CHARACTERISTICS
(I_{B2} = I_C/2 FOR ALL SWITCHING) (continued)



Figure 7. Resistive Switching, t_{on}



Figure 8. Resistive Switching, t_{off}



Figure 9. Inductive Storage Time, t_{si}



Figure 10. Inductive Storage Time, $t_{si}(h_{FE})$



Figure 11. Inductive Switching, t_c and t_{fi}
I_C/I_B = 5



Figure 12. Inductive Switching, t_c and t_{fi}
I_C/I_B = 10

Share Feedback
Your Opinion Matters

TYPICAL SWITCHING CHARACTERISTICS
(I_{B2} = I_C/2 for all switching) (continued)



Figure 13. Inductive Fall Time



Figure 14. Inductive Crossover Time

GUARANTEED SAFE OPERATING AREA INFORMATION



Figure 15. Forward Bias Safe Operating Area



Figure 16. Reverse Bias Switching Safe Operating Area



Figure 17. Forward Bias Power Derating

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 15 is based on T_C = 25 °C; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when T_C > 25 °C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown in Figure 15 may be found at any case temperature by using the appropriate curve on Figure 17. $T_{J(pk)}$ may be calculated from the data in Figure 20 and 21. At any case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. For inductive loads, high voltage and current must be sustained simultaneously during turn-off with the base-to-emitter junction reverse-biased. The safe level is specified as a reverse-biased safe operating area (Figure 16). This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.

Share Feedback
Your Opinion Matters



Figure 18. Dynamic Saturation Voltage Measurements



Figure 19. Inductive Switching Measurements



V(BR)CEO(sus)	INDUCTIVE SWITCHING	RBSOA
L = 10 mH	L = 200 μH	L = 500 μH
RB2 = ∞	RB2 = 0	RB2 = 0
V_{CC} = 20 VOLTS	V_{CC} = 15 VOLTS	V_{CC} = 15 VOLTS
I_C(pk) = 100 mA	RB1 SELECTED FOR DESIRED I_B1	RB1 SELECTED FOR DESIRED I_B1

Table 1. Inductive Load Switching Drive Circuit

Share Feedback
Your Opinion Matters

TYPICAL THERMAL RESPONSE



Figure 20. Typical Thermal Response ($Z_{\theta JC}(t)$) for MJE18008



Figure 21. Typical Thermal Response ($Z_{\theta JC}(t)$) for MJF18008

Share Feedback
Your Opinion Matters

TEST CONDITIONS FOR ISOLATION TESTS*



Figure 22a. Screw or Clip Mounting Position for Isolation Test Number 1

Figure 22b. Clip Mounting Position for Isolation Test Number 2

Figure 22c. Screw Mounting Position for Isolation Test Number 3

* Measurement made between leads and heatsink with all leads shorted together

MOUNTING INFORMATION**



Figure 23a. Screw–Mounted

Figure 23b. Clip–Mounted

Figure 23. Typical Mounting Techniques for Isolated Package

Laboratory tests on a limited number of samples indicate, when using the screw and compression washer mounting technique, a screw torque of 6 to 8 in · lbs is sufficient to provide maximum power dissipation capability. The compression washer helps to maintain a constant pressure on the package over time and during large temperature excursions.

Destructive laboratory tests show that using a hex head 4–40 screw, without washers, and applying a torque in excess of 20 in · lbs will cause the plastic to crack around the mounting hole, resulting in a loss of isolation capability.

Additional tests on slotted 4–40 screws indicate that the screw slot fails between 15 to 20 in · lbs without adversely affecting the package. However, in order to positively ensure the package integrity of the fully isolated device, **onsemi** does not recommend exceeding 10 in · lbs of mounting torque under any mounting conditions.

** For more information about mounting power semiconductors see Application Note AN1040.

Share Feedback
Your Opinion Matters

REVISION HISTORY

Revision	Description of Changes	Date
12	Adding MJF18008 and its details to Data sheet MJE18008	10/10/2025

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.

Share Feedback
Your Opinion Matters



TO−220−3 10.10x15.12x4.45, 2.54P
CASE 221A
ISSUE AL

DATE 05 FEB 2025



MILLIMETERS			
DIM	MIN	NOM	MAX
A	4.07	4.45	4.83
A1	1.15	1.28	1.41
A2	2.04	2.42	2.79
b	1.15	1.34	1.52
b1	0.64	0.80	0.96
c	0.36	0.49	0.61
D	9.66	10.10	10.53
D1	8.43	8.63	8.83
E	14.48	15.12	15.75
E1	12.58	12.78	12.98
E2	1.27 REF		

MILLIMETERS			
DIM	MIN	NOM	MAX
e	2.42	2.54	2.66
e1	4.83	5.08	5.33
H1	5.97	6.22	6.47
L	12.70	13.49	14.27
L1	2.80	3.45	4.10
Q	2.54	2.79	3.04
øP	3.60	3.85	4.09
Z	−.−−	−.−−	3.48

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

STYLE 2:
PIN 1. BASE
2. EMITTER
3. COLLECTOR
4. EMITTER

STYLE 3:
PIN 1. CATHODE
2. ANODE
3. GATE
4. ANODE

STYLE 4:
PIN 1. MAIN TERMINAL 1
2. MAIN TERMINAL 2
3. GATE
4. MAIN TERMINAL 2

STYLE 5:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

STYLE 6:
PIN 1. ANODE
2. CATHODE
3. ANODE
4. CATHODE

STYLE 7:
PIN 1. CATHODE
2. ANODE
3. CATHODE
4. ANODE

STYLE 8:
PIN 1. CATHODE
2. ANODE
3. EXTERNAL TRIP/DELAY
4. ANODE

STYLE 9:
PIN 1. GATE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

STYLE 10:
PIN 1. GATE
2. SOURCE
3. DRAIN
4. SOURCE

STYLE 11:
PIN 1. DRAIN
2. SOURCE
3. GATE
4. SOURCE

STYLE 12:
PIN 1. MAIN TERMINAL 1
2. MAIN TERMINAL 2
3. GATE
4. NOT CONNECTED

DOCUMENT NUMBER:	**98ASB42148B**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	**TO−220−3 10.10x15.12x4.45, 2.54P**	**PAGE 1 OF 1**

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.



SCALE 1:1

TO−220 FULLPAK
CASE 221D−03
ISSUE K

DATE 27 FEB 2009



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH
3. 221D−01 THRU 221D−02 OBSOLETE, NEW STANDARD 221D−03.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.617	0.635	15.67	16.12
B	0.392	0.419	9.96	10.63
C	0.177	0.193	4.50	4.90
D	0.024	0.039	0.60	1.00
F	0.116	0.129	2.95	3.28
G	0.100 BSC		2.54 BSC	
H	0.118	0.135	3.00	3.43
J	0.018	0.025	0.45	0.63
K	0.503	0.541	12.78	13.73
L	0.048	0.058	1.23	1.47
N	0.200 BSC		5.08 BSC	
Q	0.122	0.138	3.10	3.50
R	0.099	0.117	2.51	2.96
S	0.092	0.113	2.34	2.87
U	0.239	0.271	6.06	6.88

STYLE 1:
PIN 1. GATE
2. DRAIN
3. SOURCE

STYLE 2:
PIN 1. BASE
2. COLLECTOR
3. EMITTER

STYLE 3:
PIN 1. ANODE
2. CATHODE
3. ANODE

STYLE 4:
PIN 1. CATHODE
2. ANODE
3. CATHODE

STYLE 5:
PIN 1. CATHODE
2. ANODE
3. GATE

STYLE 6:
PIN 1. MT 1
2. MT 2
3. GATE

MARKING DIAGRAMS



Bipolar



Rectifier

xxxxxx	= Specific Device Code
G	= Pb−Free Package
A	= Assembly Location
Y	= Year
WW	= Work Week

A	= Assembly Location
Y	= Year
WW	= Work Week
xxxxxx	= Device Code
G	= Pb−Free Package
AKA	= Polarity Designator

DOCUMENT NUMBER:	**98ASB42514B**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	**TO−220 FULLPAK**	**PAGE 1 OF 1**

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as−is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales