

# 3.3 V/5 V Programmable PLL Synthesized Clock Generator

25 MHz to 400 MHz

# NBC12429, NBC12429A

#### **Description**

The NBC12429 and NBC12429A are general purpose, Phase-Lock-Loop (PLL) based synthesized clock sources. The VCO will operate over a frequency range of 200 MHz to 400 MHz. The VCO frequency is sent to the N-output divider, where it can be configured to provide division ratios of 1, 2, 4, or 8. The VCO and output frequency can be programmed using the parallel or serial interfaces to the configuration logic. Output frequency steps of 125 kHz, 250 kHz, 500 kHz, or 1.0 MHz can be achieved using a 16 MHz crystal, depending on the output dividers. The PLL loop filter is fully integrated and does not require any external components.

#### **Features**


- Best-in-Class Output Jitter Performance, ±20 ps Peak-to-Peak
- 25 MHz to 400 MHz Programmable Differential PECL Outputs
- Fully Integrated Phase-Lock-Loop with Internal Loop Filter
- Parallel Interface for Programming Counter and Output Dividers During Powerup
- Minimal Frequency Overshoot
- Serial 3-Wire Programming Interface
- Crystal Oscillator Interface
- Operating Range:  $V_{CC} = 3.135 \text{ V}$  to 5.25 V
- CMOS and TTL Compatible Control Inputs
- Pin and Function Compatible with Motorola MC12429 and MPC9229
- 0°C to 70°C Ambient Operating Temperature (NBC12429)
- -40°C to 85°C Ambient Operating Temperature (NBC12429A)
- These Devices are Pb-Free and are RoHS Compliant





LQFP-32 FA SUFFIX CASE 561AB QFN32 MN SUFFIX CASE 488AM

#### **MARKING DIAGRAMS**



х



= Blank or A= Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

Device	Package	Shipping
NBC12429FAR2G	LQFP-32 (Pb-Free)	2000 / Tape & Reel

#### **DISCONTINUED** (Note 1)

NBC12429FAG	LQFP-32 (Pb-Free)	250 Units / Tube
NBC12429AMNR4G	QFN-32 (Pb-Free)	1000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

 DISCONTINUED: These devices are not recommended for new design. Please contact your onsemi representative for information. The most current information on these devices may be available on <u>www.onsemi.com</u>.




Figure 1. Block Diagram

**Table 1. OUT DIVISION** 

N[1:0]	Output Division
00	1
01	2
10	4
11	8

Table 2. XTAL\_SEL and OE

Input	0	1
OE	Outputs Disabled	Outputs Enabled




Figure 2. LQFP-32 (Top View)

Figure 3. 32-Lead QFN (Top View)

The following gives a brief description of the functionality of the NBC12429 and NBC12429A Inputs and Outputs. Unless explicitly stated, all inputs are CMOS/TTL compatible with either pullup or pulldown resistors. The PECL outputs are capable of driving two series terminated 50  $\Omega$  transmission lines on the incident edge.

**Table 3. PIN FUNCTION DESCRIPTION** 

Pin Name	Function	Description
INPUTS		
XTAL1, XTAL2	Crystal Inputs	These pins form an oscillator when connected to an external series-resonant crystal.
S_LOAD*	CMOS/TTL Serial Latch Input (Internal Pulldown Resistor)	This pin loads the configuration latches with the contents of the shift registers. The latches will be transparent when this signal is HIGH; thus, the data must be stable on the HIGH-to-LOW transition of S_LOAD for proper operation.
S_DATA*	CMOS/TTL Serial Data Input (Internal Pulldown Resistor)	This pin acts as the data input to the serial configuration shift registers.
S_CLOCK*	CMOS/TTL Serial Clock Input (Internal Pulldown Resistor)	This pin serves to clock the serial configuration shift registers. Data from S_DATA is sampled on the rising edge.
P_LOAD**	CMOS/TTL Parallel Latch Input (Internal Pullup Resistor)	This pin loads the configuration latches with the contents of the parallel inputs. The latches will be transparent when this signal is LOW; therefore, the parallel data must be stable on the LOW-to-HIGH transition of P_LOAD for proper operation.
M[8:0]**	CMOS/TTL PLL Loop Divider Inputs (Internal Pullup Resistor)	These pins are used to configure the PLL loop divider. They are sampled on the LOW-to-HIGH transition of P_LOAD. M[8] is the MSB, M[0] is the LSB.
N[1:0]**	CMOS/TTL Output Divider Inputs (Internal Pullup Resistor)	These pins are used to configure the output divider modulus. They are sampled on the LOW-to-HIGH transition of P_LOAD.
OE**	CMOS/TTL Output Enable Input (Internal Pullup Resistor)	Active HIGH Output Enable. The Enable is synchronous to eliminate possibility of runt pulse generation on the F <sub>OUT</sub> output.
OUTPUTS		
F <sub>OUT</sub> , F <sub>OUT</sub>	PECL Differential Outputs	These differential, positive-referenced ECL signals (PECL) are the outputs of the synthesizer.
TEST	CMOS/TTL Output	The function of this output is determined by the serial configuration bits T[2:0].
POWER		
V <sub>CC</sub>	Positive Supply for the Logic	The positive supply for the internal logic and output buffer of the chip, and is connected to +3.3 V or +5.0 V.
PLL_V <sub>CC</sub>	Positive Supply for the PLL	This is the positive supply for the PLL and is connected to +3.3 V or +5.0 V.
GND	Negative Power Supply	These pins are the negative supply for the chip and are normally all connected to ground.
-	Exposed Pad for QFN-32 only	The Exposed Pad (EP) on the QFN-32 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to GND.

When left Open, these inputs will default LOW.

<sup>\*\*</sup> When left Open, these inputs will default HIGH.

**Table 4. ATTRIBUTES** 

Characteristics	Value
Internal Input Pulldown Resistor	75 kΩ
Internal Input Pullup Resistor	37.5 kΩ
ESD Protection Human Body Model Machine Model Charged Device Model	> 2 kV > 150 V > 1 kV
Moisture Sensitivity (Note 1)	Pb-Free Pkg
LQFP QFN	Level 2 Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count	2035
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

<sup>1.</sup> For additional information, see Application Note AND8003/D.

**Table 5. MAXIMUM RATINGS** 

Sym- bol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Supply	GND = 0 V		6	V
VI	Input Voltage	GND = 0 V	$V_{I} \leq V_{CC}$	6	V
I <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
T <sub>A</sub>	Operating Temperature Range NBC12429 NBC12429A			0 to 70 -40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
θJA	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	LQFP-32 LQFP-32	80 55	°C/W
θJC	Thermal Resistance (Junction-to-Case)	Standard Board	LQFP-32	12 to 17	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	QFN-32 QFN-32	31 27	°C/W
θЈС	Thermal Resistance (Junction-to-Case)	2S2P	QFN-32	12	°C/W
T <sub>sol</sub>	Wave Solder (Pb-Free)	<3 sec @ 260°C		265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 6. DC CHARACTERISTICS ( $V_{CC}$  = 3.3 V ±5%;  $T_A$  = 0°C to 70°C (NBC12429),  $T_A$  = -40°C to 85°C (NBC12429A))

Symbol	Characteristic		Condition	Min	Тур	Max	Uni- t
V <sub>IH</sub> LVCMOS / LVTTL	Input HIGH Voltage		V <sub>CC</sub> = 3.3 V	2.0			V
V <sub>IL</sub> LVCMOS / LVTTL	Input LOW Voltage		V <sub>CC</sub> = 3.3 V			0.8	V
I <sub>IN</sub>	Input Current					1.0	mA
V <sub>OH</sub>	Output HIGH Voltage	TEST	$I_{OH} = -0.8 \text{ mA}$	2.5			٧
V <sub>OL</sub>	Output LOW Voltage	TEST	I <sub>OL</sub> = 0.8 mA			0.4	٧
V <sub>OH</sub> PECL	Output HIGH Voltage	F <sub>OUT</sub> F <sub>OUT</sub>	V <sub>CC</sub> = 3.3 V (Notes 2, 3)	2.15 5		2.40 5	٧
V <sub>OL</sub> PECL	Output LOW Voltage	F <sub>OUT</sub> F <sub>OUT</sub>	V <sub>CC</sub> = 3.3 V (Notes 2, 3)	1.35 5		1.60 5	V
I <sub>CC</sub>	Power Supply Current	$V_{CC}$ PLL_ $V_{CC}$		48 18	58 22	70 26	mA mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 2.  $F_{OUT}/\overline{F_{OUT}}$  output levels will vary 1:1 with  $V_{CC}$  variation. 3.  $F_{OUT}/\overline{F_{OUT}}$  outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  2.0 V.

**Table 7. DC CHARACTERISTICS** ( $V_{CC} = 5.0 \text{ V} \pm 5\%$ ;  $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  (NBC12429),  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (NBC12429A))

Sym- bol	Characteristic	Condition	Min	Тур	Max	Uni- t
V <sub>IH</sub> CMOS/ TTL	Input HIGH Voltage	V <sub>CC</sub> = 5.0 V	2.0			V
V <sub>IL</sub> CMOS/ TTL	Input LOW Voltage	V <sub>CC</sub> = 5.0 V			0.8	٧
I <sub>IN</sub>	Input Current				1.0	mA
V <sub>OH</sub>	Output HIGH Voltage TES	$I_{OH} = -0.8 \text{ mA}$	2.5			V
V <sub>OL</sub>	Output LOW Voltage TES	I <sub>OL</sub> = 0.8 mA			0.4	V
V <sub>OH</sub> PECL	Output HIGH Voltage Fou		3.85 5		4.10 5	V
V <sub>OL</sub> PECL	Output LOW Voltage FoL		3.05 5		3.30 5	V
I <sub>CC</sub>	Power Supply Current V <sub>C</sub> PLL_V <sub>C</sub>		50 19	60 23	75 27	mA mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 4.  $F_{OUT}/\overline{F_{OUT}}$  output levels will vary 1:1 with  $V_{CC}$  variation. 5.  $F_{OUT}/\overline{F_{OUT}}$  outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  2.0 V.

**Table 8. AC CHARACTERISTICS** ( $V_{CC} = 3.125 \text{ V}$  to 5.25 V;  $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  (NBC12429),  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (NBC12429A)) (Note 6)

Symbol	Characteristic		Condition	Min	Max	Unit
F <sub>MAXI</sub>	Maximum Input Frequency Xt	S_CLOCK tal Oscillator	(Note 7)	10	10 20	MHz
F <sub>MAXO</sub>	Maximum Output Frequency VC	CO (Internal) F <sub>OUT</sub>		200 25	400 400	MHz
<sup>t</sup> jitter(pd)	Period Jitter @ 3.3 V 10000 WFMS (See Table 13 for Typical Values)		$\begin{array}{l} 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  \text{M} = 200 \\ 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  \text{M} = 300 \\ 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  \text{M} = 400 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  \text{M} = 200 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  \text{M} = 300 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  \text{M} = 400 \\ \end{array}$		25 9.0 6.0 9.0 5.0 4.0	ps <sub>RM</sub> s
			25 MHz < f <sub>OUT</sub> < 100 MHz, M = 200 25 MHz < f <sub>OUT</sub> < 100 MHz, M = 300 25 MHz < f <sub>OUT</sub> < 100 MHz, M = 400 100 MHz < f <sub>OUT</sub> < 400 MHz, M = 200 100 MHz < f <sub>OUT</sub> < 400 MHz, M = 300 100 MHz < f <sub>OUT</sub> < 400 MHz, M = 400		146 71 53 125 60 54	ps <sub>PP</sub>
	Period Jitter @ 5.0 V 10000 WFMS (See Table 13 for Typical Values)		$\begin{array}{c} 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  \text{M} = 200 \\ 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  \text{M} = 300 \\ 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  \text{M} = 400 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  \text{M} = 200 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  \text{M} = 300 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  \text{M} = 400 \\ \end{array}$		25 9.0 6.0 10 6.0 5.0	ps <sub>RM</sub> s
			$\begin{array}{c} 25 \text{ MHz} < f_{OUT} < 100 \text{ MHz}, \text{ M} = 200 \\ 25 \text{ MHz} < f_{OUT} < 100 \text{ MHz}, \text{ M} = 300 \\ 25 \text{ MHz} < f_{OUT} < 100 \text{ MHz}, \text{ M} = 400 \\ 100 \text{ MHz} < f_{OUT} < 400 \text{ MHz}, \text{ M} = 200 \\ 100 \text{ MHz} < f_{OUT} < 400 \text{ MHz}, \text{ M} = 300 \\ 100 \text{ MHz} < f_{OUT} < 400 \text{ MHz}, \text{ M} = 400 \\ \end{array}$		168 69 57 133 49 108	pspp
t <sub>jitter(cyc-cyc)</sub>	Cycle-to-Cycle @ 3.3 V 1000 WFMS (See Table 13 for Typical Values)		$\begin{array}{c} 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  \text{M} = 200 \\ 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  \text{M} = 300 \\ 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  \text{M} = 400 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  \text{M} = 200 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  \text{M} = 300 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  \text{M} = 400 \\ \end{array}$		20 11 8.0 17 10 9.0	ps <sub>RM</sub> s
			$\begin{array}{c} 25~\text{MHz} < f_{\text{OUT}} < 100~\text{MHz},  \text{M} = 200 \\ 25~\text{MHz} < f_{\text{OUT}} < 100~\text{MHz},  \text{M} = 300 \\ 25~\text{MHz} < f_{\text{OUT}} < 100~\text{MHz},  \text{M} = 400 \\ 100~\text{MHz} < f_{\text{OUT}} < 400~\text{MHz},  \text{M} = 200 \\ 100~\text{MHz} < f_{\text{OUT}} < 400~\text{MHz},  \text{M} = 300 \\ 100~\text{MHz} < f_{\text{OUT}} < 400~\text{MHz},  \text{M} = 400 \\ \end{array}$		150 105 77 208 94 89	ps <sub>PP</sub>
	Cycle-to-Cycle @ 5.0 V 1000 WFMS (See Table 13 for Typical Values)		$\begin{array}{c} 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  M = 200 \\ 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  M = 300 \\ 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  M = 400 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  M = 200 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  M = 300 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  M = 400 \\ \end{array}$		25 12 8.0 18 11	ps <sub>RM</sub> s
			$\begin{array}{c} 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  M = 200 \\ 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  M = 300 \\ 25~\text{MHz} < f_{OUT} < 100~\text{MHz},  M = 400 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  M = 200 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  M = 300 \\ 100~\text{MHz} < f_{OUT} < 400~\text{MHz},  M = 400 \\ \end{array}$		192 131 76 164 128 186	рs <sub>PP</sub>
t <sub>LOCK</sub>	Maximum PLL Lock Time				10	ms
t <sub>s</sub>	. S_CLOCK	to S_CLOCK to S_LOAD to P_LOAD		20 20 20		ns

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

 <sup>6.</sup> F<sub>OUT</sub>/F<sub>OUT</sub> outputs are terminated through a 50 Ω resistor to V<sub>CC</sub> – 2.0 V.
 7. 10 MHz is the maximum frequency to load the feedback divide registers. S\_CLOCK can be switched at higher frequencies when used as a test clock in TEST\_MODE 6.



**Table 8. AC CHARACTERISTICS** ( $V_{CC} = 3.125 \text{ V}$  to 5.25 V;  $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  (NBC12429),  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (NBC12429A)) (Note 6)

Symbol	Charac	cteristic	Condition	Min	Max	Unit
t <sub>h</sub>	Hold Time	S_DATA to S_CLOCK M, N to P_LOAD		20 20		ns
t <sub>pwMIN</sub>	Minimum Pulse Width	S_LOAD P_LOAD		50 50		ns
DCO	Output Duty Cycle			47.5	52.5	%
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall	F <sub>OUT</sub>	20%-80%	175	425	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

F<sub>OUT</sub>/F<sub>OUT</sub> outputs are terminated through a 50 Ω resistor to V<sub>CC</sub> - 2.0 V.
 10 MHz is the maximum frequency to load the feedback divide registers. S\_CLOCK can be switched at higher frequencies when used as a test clock in TEST\_MODE 6.

#### **FUNCTIONAL DESCRIPTION**

The internal oscillator uses the external quartz crystal as the basis of its frequency reference. The output of the reference oscillator is divided by 16 before being sent to the phase detector. With a 16 MHz crystal, this provides a reference frequency of 1 MHz. Although this data sheet illustrates functionality only for a 16 MHz crystal, Table 9, any crystal in the 10 MHz – 20 MHz range can be used, Table 11.

The VCO within the PLL operates over a range of 200 to 400 MHz. Its output is scaled by a divider that is configured by either the serial or parallel interfaces. The output of this loop divider is also applied to the phase detector.

The phase detector and the loop filter force the VCO output frequency to be M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve loop lock.

The output of the VCO is also passed through an output divider before being sent to the PECL output driver. This output divider (N divider) is configured through either the serial or the parallel interfaces and can provide one of four division ratios (1, 2, 4, or 8). This divider extends the performance of the part while providing a 50% duty cycle.

The output driver is driven differentially from the output divider and is capable of driving a pair of transmission lines terminated into 50  $\Omega$  to  $V_{CC}$  – 2.0 V. The positive reference

for the output driver and the internal logic is separated from the power supply for the PLL to minimize noise induced jitter.

The configuration logic has two sections: serial and parallel. The parallel interface uses the values at the M[8:0] and N[1:0] inputs to configure the internal counters. Normally upon system reset, the  $\overline{P_LOAD}$  input is held LOW until sometime after power becomes valid. On the LOW-to-HIGH transition of  $\overline{P_LOAD}$ , the parallel inputs are captured. The parallel interface has priority over the serial interface. Internal pullup resistors are provided on the M[8:0] and N[1:0] inputs to reduce component count in the application of the chip.

The serial interface logic is implemented with a fourteen bit shift register scheme. The register shifts once per rising edge of the S\_CLOCK input. The serial input S\_DATA must meet setup and hold timing as specified in the AC Characteristics section of this document. With P\_LOAD held high, the configuration latches will capture the value of the shift register on the HIGH-to-LOW edge of the S\_LOAD input. See the programming section for more information.

The TEST output reflects various internal node values and is controlled by the T[2:0] bits in the serial data stream. See the programming section for more information.

Table 9. PROGRAMMING VCO FREQUENCY FUNCTION TABLE WITH 16 MHZ CRYSTAL

VCO	M-	256	128	64	32	16	8	4	2	1
Frequenc y (MHz)	M <sub>Count</sub> Divisor	М8	M7	М6	М5	M4	М3	M2	M1	МО
200	200	0	1	1	0	0	1	0	0	0
201	201	0	1	1	0	0	1	0	0	1
202	202	0	1	1	0	0	1	0	1	0
203	203	0	1	1	0	0	1	0	1	1
•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•
397	397	1	1	0	0	0	1	1	0	1
398	398	1	1	0	0	0	1	1	1	0
399	399	1	1	0	0	0	1	1	1	1
400	400	1	1	0	0	1	0	0	0	0

#### PROGRAMMING INTERFACE

Programming the NBC12429 and NBC12429A is accomplished by properly configuring the internal dividers to produce the desired frequency at the outputs. The output frequency can by represented by this formula:

FOUT = 
$$(FXTAL \div 16) \times M \div N$$
 (eq. 1)

where  $F_{XTAL}$  is the crystal frequency, M is the loop divider modulus, and N is the output divider modulus. Note that it is possible to select values of M such that the PLL is unable to achieve loop lock. To avoid this, always make sure that M is selected to be  $200 \le M \le 400$  for a 16 MHz input reference.

Assuming that a 16 MHz reference frequency is used the above equation reduces to:

$$FOUT = M \div N$$
 (eq. 2)

Substituting the four values for N(1, 2, 4, 8) yields:

Table 10. PROGRAMMABLE OUTPUT DIVIDER FUNCTION

N1	N0	N Divider	F <sub>OUT</sub>	Output Frequency Range (MHz)*	F <sub>OUT</sub> Step
0	0	÷1	М	200-400	1 MHz
0	1	÷2	M ÷ 2	100-200	500 kH z
1	0	÷4	M ÷ 4	50-100	250 kH z
1	1	÷8	M ÷ 8	25-50	125 kH z

<sup>\*</sup>For crystal frequency of 16 MHz.

The user can identify the proper M and N values for the desired frequency from the above equations. The four output frequency ranges established by N are

200 MHz - 400 MHz, 100 MHz - 200 MHz,

50 MHz – 100 MHz and 25 MHz – 50 MHz, respectively. From these ranges, the user will establish the value of N required. The value of M can then be calculated based on Equation 1. For example, if an output frequency of 131 MHz was desired, the following steps would be taken to identify the appropriate M and N values. 131 MHz falls within the frequency range set by an N value of 2; thus, N [1:0] = 01. For N = 2,  $F_{OUT} = M \div 2$  and  $M = 2 \times F_{OUT}$ . Therefore,

$$M = 131 \times 2 = 262$$
,  $soM[8:0] = 100000110$ .

Following this same procedure, a user can generate any whole frequency desired between 25 and 400 MHz. Note that for N > 2, fractional values of  $F_{OUT}$  can be realized. The size of the programmable frequency steps (and thus, the indicator of the fractional output frequencies achievable) will be equal to  $F_{XTAL} \div 16 \div N$ .

For input reference frequencies other than 16 MHz, see Table 11, which shows the usable VCO frequency and M divider range.

The input frequency and the selection of the feedback divider M is limited by the VCO frequency range and  $F_{\rm XTAL}$ . M must be configured to match the VCO frequency range of 200 MHz to 400 MHz in order to achieve stable PLL operation.

$$M_{min} = f_{VCOmin} \div (f_{XTAL} \div 16)$$
 and (eq. 3)

$$M_{max} = f_{VCOmax} \div (f_{XTAL} \div 16)$$
 (eq. 4)

The value for M falls within the constraints set for PLL stability. If the value for M fell outside of the valid range, a different N value would be selected to move M in the appropriate direction.

The M and N counters can be loaded either through a parallel or serial interface. The parallel interface is controlled via the P\_LOAD signal such that a LOW to HIGH transition will latch the information present on the M[8:0] and N[1:0] inputs into the M and N counters. When the P\_LOAD signal is LOW, the input latches will be transparent and any changes on the M[8:0] and N[1:0] inputs will affect the F<sub>OUT</sub> output pair. To use the serial port, the S\_CLOCK signal samples the information on the S\_DATA line and loads it into a 14 bit shift register. Note that the P\_LOAD signal must be HIGH for the serial load operation to function. The Test register is loaded with the first three bits, the N register with the next two, and the M register with the final nine bits of the data stream on the S DATA input. For each register, the most significant bit is loaded first (T2, N1, and M8). A pulse on the S\_LOAD pin after the shift register is fully loaded will transfer the divide values into the counters. The HIGH to LOW transition on the S LOAD input will latch the new divide values into the counters. Figures 4 and 5 illustrate the timing diagram for both a parallel and a serial load of the device synthesizer.

M[8:0] and N[1:0] are normally specified once at powerup through the parallel interface, and then possibly again through the serial interface. This approach allows the application to come up at one frequency and then change or fine-tune the clock as the ability to control the serial interface becomes available.

The TEST output provides visibility for one of the several internal nodes as determined by the T[2:0] bits in the serial configuration stream. It is not configurable through the parallel interface. The T2, T1, and T0 control bits are preset to '000' when  $\overline{P_LOAD}$  is LOW so that the PECL F<sub>OUT</sub> outputs are as jitter–free as possible. Any active signal on the TEST output pin will have detrimental affects on the jitter of the PECL output pair. In normal operations, jitter specifications are only guaranteed if the TEST output is static. The serial configuration port can be used to select one of the alternate functions for this pin.

**Table 11. FREQUENCY OPERATING RANGE** 

VCO Frequency Range for a Crystal Frequency of:								F <sub>XT</sub>	Output Frequency for F <sub>XTAL</sub> = 16 MHz and for N =			
М	M[8:0]	10	12	14	16	18	20	÷1	÷2	÷4	÷8	
160	010100000						200					
170	010101010						212.5					
180	010110100					202.5	225					
190	010111110					213.75	237.5					
200	011001000				200	225	250	200	100	50	25	
210	011010010				210	236.25	262.5	210	105	52.5	26.25	
220	011011100				220	247.5	275	220	110	55	27.5	
230	011100110			201.25	230	258.75	287.5	230	115	57.5	28.75	
240	011110000			210	240	270	300	240	120	60	30	
250	011111010			218.75	250	281.25	312.5	250	125	62.5	31.25	
260	100000100			227.5	260	292.5	325	260	130	65	32.5	
270	100001110		202.5	236.25	270	303.75	337.5	270	135	67.5	33.75	
280	100011000		210	245	280	315	350	280	140	70	35	
290	100100010		217.5	253.75	290	326.25	362.5	290	145	72.5	36.25	
300	100101100		225	262.5	300	337.5	375	300	150	75	37.5	
310	100110110		232.5	271.25	310	348.75	387.5	310	155	77.5	38.75	
320	101000000	200	240	280	320	360	400	320	160	80	40	
330	101001010	206.25	247.5	288.75	330	371.25		330	165	82.5	41.25	
340	101010100	212.5	255	297.5	340	382.5		340	170	85	42.5	
350	101011110	218.75	262.5	306.25	350	393.75		350	175	87.5	43.75	
360	101101000	225	270	315	360			360	180	90	45	
370	101110010	231.25	277.5	323.75	370			370	185	92.5	46.25	
380	101111100	237.5	285	332.5	380			380	190	95	47.5	
390	110000110	243.75	292.5	341.25	390			390	195	97.5	48.75	
400	110010000	250	300	350	400			400	200	100	50	
410	110011010	256.25	307.5	358.75								
420	110100100	262.5	315	367.5								
430	110101110	268.75	322.5	376.25								
440	110111000	275	330	385								
450	111000010	281.25	337.5	393.75								
460	111001100	287.5	345									
470	111010110	293.75	352.5									
480	111100000	300	360									
490	111101010	306.25	367.5									
500	111110100	312.5	375									
510	111111110	318.75	382.5									

Most of the signals available on the TEST output pin are useful only for performance verification of the device itself. However, the PLL bypass mode may be of interest at the board level for functional debug. When T[2:0] is set to 110, the device is placed in PLL bypass mode. In this mode the S\_CLOCK input is fed directly into the M and N dividers. The N divider drives the F<sub>OUT</sub> differential pair and the M counter drives the TEST output pin. In this mode the S\_CLOCK input could be used for low speed board level functional test or debug. Bypassing the PLL and driving F<sub>OUT</sub> directly gives the user more control on the test clocks sent through the clock tree. Figure 6 shows the functional setup of the PLL bypass mode. Because the S\_CLOCK is a CMOS level the input frequency is limited to 250 MHz or less. This means the fastest the F<sub>OUT</sub> pin can be toggled via the S CLOCK is 250 MHz as the minimum divide ratio of the N counter is 1. Note that the M counter output on the TEST output will not be a 50% duty cycle due to the way the divider is implemented.

T2	T1	T0	TEST (Pin 20)
0	0	0	SHIFT REGISTER OUT HIGH FREF M COUNTER OUT FOUT LOW
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	1	0	PLL BYPASS
	1	1	F <sub>OUT</sub> ÷ 4




Figure 4. Parallel Interface Timing Diagram





Figure 5. Serial Interface Timing Diagram



ullet SCLOCK is selected, MCNT is on TEST output, SCLOCK  $\div$  N is on F<sub>OUT</sub> pin.  $\overline{\text{PLOAD}}$  acts as reset for test pin latch. When latch reset, T2 data is shifted out TEST pin.

Figure 6. Serial Test Clock Block Diagram

#### **APPLICATIONS INFORMATION**

#### Using the On-Board Crystal Oscillator

The NBC12429 and NBC12429A feature a fully integrated on-board crystal oscillator to minimize system implementation costs. The oscillator is a series resonant, multivibrator type design as opposed to the more common parallel resonant oscillator design. The series resonant design provides better stability and eliminates the need for large load capacitors per Figure 7 (do not use cyrstal load caps). The oscillator is totally self contained so that the only external component required is the crystal. As the oscillator is somewhat sensitive to loading on its inputs, the user is advised to mount the crystal as close to the device as possible to avoid any board level parasitics. To facilitate co-location, surface mount crystals are recommended, but not required. Because the series resonant design is affected by capacitive loading on the crystal terminals, loading variation introduced by crystals from different vendors could be a potential issue. For crystals with a higher shunt capacitance, it may be required to place a resistance, optional R<sub>shunt</sub>, across the terminals to suppress the third harmonic. Although typically not required, it is a good idea to layout the PCB with the provision of adding this external resistor. The resistor value will typically be between 500  $\Omega$  and 1 k $\Omega$ .




Figure 7. Crystal Application

The oscillator circuit is a series resonant circuit and thus, for optimum performance, a series resonant crystal should be used. Unfortunately, most crystals are characterized in a parallel resonant mode. Fortunately, there is no physical difference between a series resonant and a parallel resonant crystal. The difference is purely in the way the devices are characterized. As a result, a parallel resonant crystal can be used with the device with only a minor error in the desired frequency. A parallel resonant mode crystal used in a series resonant circuit will exhibit a frequency of oscillation a few hundred ppm lower than specified (a few hundred ppm translates to kHz inaccuracies). In a general computer application, this level of inaccuracy is immaterial. Table 12 below specifies the performance requirements of the crystals to be used with the device.

**Table 12. Crystal Specifications** 

Parameter	Value
Crystal Cut	Fundamental AT Cut
Resonance	Series Resonance*
Frequency Tolerance	±75 ppm at 25°C
Frequency/Temperature Stability	±150 ppm 0 to 70°C
Operating Range	0 to 70°C
Shunt Capacitance	5-7 pF
Equivalent Series Resistance (ESR)	50 to 80 Ω
Correlation Drive Level	100 μW
Aging	5 ppm/Yr (First 3 Years)

<sup>\*</sup>See accompanying text for series versus parallel resonant discussion.

#### **Power Supply Filtering**

NBC12429 and NBC12429A analog/digital products and as such, exhibit some sensitivities that would not necessarily be seen on a fully digital product. Analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. The NBC12429 and NBC12429A provide separate power supplies for the digital circuitry (V<sub>CC</sub>) and the internal PLL (PLL\_V<sub>CC</sub>) of the device. The purpose of this design technique is to try and isolate the high switching noise of the digital outputs from the relatively sensitive internal analog PLL. In a controlled environment such as an evaluation board, this level of isolation is sufficient. However, in a digital system environment where it is more difficult to minimize noise on the power supplies, a second level of isolation may be required. The simplest form of isolation is a power supply filter on the PLL  $V_{CC}$  pin for the NBC12429 and NBC12429A.

Figure 8 illustrates a typical power supply filter scheme. The NBC12429 and NBC12429A are most susceptible to noise with spectral content in the 1 kHz to 1 MHz range. Therefore, the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop that will be seen between the V<sub>CC</sub> supply and the PLL\_V<sub>CC</sub> pin of the NBC12429 and NBC12429A. From the data sheet, the PLL\_V<sub>CC</sub> current (the current sourced through the PLL\_V<sub>CC</sub> pin) is typically 23 mA (27 mA maximum). Assuming that a minimum of 2.8 V must be maintained on the PLL\_V<sub>CC</sub> pin, very little DC voltage drop can be tolerated when a 3.3 V V<sub>CC</sub> supply is used. The resistor shown in Figure 8 must have a resistance of 10 - 15  $\Omega$  to meet the voltage drop criteria. The RC filter pictured will provide a broadband filter with approximately 100:1 attenuation for noise whose spectral content is above 20 kHz. As the noise frequency crosses the series resonant point of an individual capacitor, it's overall

impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL.




Figure 8. Power Supply Filter

A higher level of attenuation can be achieved by replacing the resistor with an appropriate valued inductor. Figure 8 shows a 1000  $\mu$ H choke. This value choke will show a significant impedance at 10 kHz frequencies and above. Because of the current draw and the voltage that must be maintained on the PLL\_V<sub>CC</sub> pin, a low DC resistance inductor is required (less than 15  $\Omega$ ). Generally, the resistor/capacitor filter will be cheaper, easier to implement, and provide an adequate level of supply filtering.

NBC12429 NBC12429A The and provide sub-nanosecond output edge rates and therefore a good power supply bypassing scheme is a must. The important aspect of the layout is the low impedance connections between V<sub>CC</sub> and GND for the bypass capacitors. Combining good quality general purpose chip capacitors with good PCB layout techniques will produce effective capacitor resonances at frequencies adequate to supply the instantaneous switching current for the NBC12429 and NBC12429A outputs. It is imperative that low inductance chip capacitors are used. It is equally important that the board layout not introduce any of the inductance saved by using the leadless capacitors. Thin interconnect traces between the capacitor and the power plane should be avoided and multiple large vias should be used to tie the capacitors to the buried power planes. Fat interconnect and large vias will help to minimize layout induced inductance and thus maximize the series resonant point of the bypass capacitors.

The oscillator is a series resonant circuit and the voltage amplitude across the crystal is relatively small. It is imperative that no actively switching signals cross under the crystal as crosstalk energy coupled to these lines could significantly impact the jitter of the device. Special attention should be paid to the layout of the crystal to ensure a stable, jitter free interface between the crystal and the on-board oscillator. Note the provisions for placing a resistor across the crystal oscillator terminals as discussed in the crystal oscillator section of this data sheet.

Although the NBC12429 and NBC12429A have several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL), there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter and bypass schemes discussed in this section should be adequate to eliminate power supply noise-related problems in most designs.

#### **Jitter Performance**

Jitter is a common parameter associated with clock generation and distribution. Clock jitter can be defined as the deviation in a clock's output transition from its ideal position.

**Cycle-to-Cycle Jitter** is the period variation between two adjacent cycles over a defined number of observed cycles. The number of cycles observed is application dependent but the JEDEC specification is 1000 cycles. Both Peak-to-Peak and RMS statistical values were measured.

**Period Jitter** is the edge placement deviation observed over a long period of consecutive cycles compared to the position of the perfect reference clock's edge and is specified by the number of cycles over which the jitter is measured. The number of cycles used to look for the maximum jitter varies by application but the JEDEC spec is 10,000 observed cycles. Both Peak-to-Peak and RMS value statistical values were measured.




Figure 9. Cycle-to-Cycle Jitter

Table 13 shows the typical Period and Cycle-to-Cycle jitter as a function of the output frequency for selected M and N values using a 16 MHz crystal. Typical jitter values for other M and N registers settings may be linearly interpolated. The general trend is that as the VCO output frequency is increased, primarily determined by the M register setting, the output jitter will decrease. Alternate combinations of M and N register values may produce the same output frequency but with significantly different jitter performance.

Table 13. TYPICAL JITTER PERFORMANCE, 3.3 V, 25°C with 16 MHz Crystal Input at Selected M and N Values

	M Value	200	200	200	200	300	300	300	300	400	400	400	400
	N Value	1	2	4	8	1	2	4	8	1	2	4	8
JITTER	F <sub>OUT</sub> in MHz												
Cycle-to-Cycle (ps <sub>PP</sub> )	25				106								
	37.5								67				
	50			91									44
	75							55					
	100		105									51	
	150						59						
	200	98									52		
	300					58							
	400									43			
Cycle-to-Cycle (ps <sub>RMS</sub> )	25				17								
	37.5								10				
	50			13									7
	75							9					
	100		13									8	
	150						9						
	200	11									8		
	300					6							
	400									6			
Period (ps <sub>PP</sub> )	25				106								
	37.5								56				
	50			79									35
	75							42					
	100		66									32	
	150						39						
	200	65									31		
	300					38							
	400									33			
Period (ps <sub>RMS</sub> )	25				14								
	37.5								7				
	50			10									
	75							6					5
	100		7									4	
	150						5						
	200	6									4		
	300					4							
	400									4			




Figure 10. Setup and Hold




Figure 11. Setup and Hold




Figure 12. Setup and Hold




Figure 13. Output Duty Cycle




Figure 14. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices.)

### **Resource Reference of Application Notes**

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes

AND8020/D - Termination of ECL Logic Devices


AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.



#### PACKAGE DIMENSIONS



**E2** 

Ф

0.10 M C A B

0.05 M C NOTE 3

#### **RECOMMENDED SOLDERING FOOTPRINT\***

**BOTTOM VIEW** 


oook!doon'

е

e/2

DETAIL A

32X L



\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# QFN32 5x5, 0.5P


**DATE 23 OCT 2013** 

#### NOTES:

- DIMENSIONS AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- 3. DIMENSION 6 APPLIES TO PLATED
  TERMINAL AND IS MEASURED BETWEEN
- 0.15 AND 0.30MM FROM THE TERMINAL TIP.
  COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS							
DIM	MIN	MAX						
Α	0.80	1.00						
A1		0.05						
A3	0.20	REF						
b	0.18	0.30						
D	5.00 BSC							
D2	2.95	3.25						
E	5.00	BSC						
E2	2.95	3.25						
е	0.50 BSC							
K	0.20							
L	0.30	0.50						
L1		0.15						

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code

= Assembly Location Α

= Wafer Lot WL = Year YY

WW

= Work Week = Pb-Free Package

(Note: Microdot may be in either loca-


\*tion)
\*This information is generic. Please refer to device data sheet for actual part marking.

Pb-Free indicator, "G" or microdot " ■", may or may not be present.



LQFP-32, 7x7 CASE 561AB ISSUE O

**DATE 19 JUN 2008** 



ALL DIMENSIONS IN MM

DOCUMENT NUMBER:	98AON30893E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	32 LEAD LQFP, 7X7		PAGE 1 OF 1			

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales