ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari

150 mA, Wide Input Voltage Range, Low Dropout Regulator

The NCP4623 is a CMOS Linear Voltage Regulator designed for wide input voltage range. The maximum operating input voltage is up to 24 V with a minimum voltage starting from 2 V. The Chip Enable (CE) pin allows the device to lower standby current to 0.1 μ A typ. The NCP4623 features many protections for any current or thermal sensitive devices with current fold–back protection, thermal shutdown protection, and peak and short current protection. This device is available in adjustable and fixed voltage output in 0.1 V steps. They are available in very thin XDFN6 1.6x1.6x0.4 mm in size and the very popular SOT23–5 and SOT89–5 packages. Please contact your local sales office for additional output voltage options.

Features

- Maximum Operating Input Voltage: 24 V
- Output Voltage Range: 2.5 V to 12.0 V (available in 0.1 V steps) 2.5 V to 24.0 V (adjustable version)
- Output Voltage Accuracy: ±2.0%
- Supply Current: 5 μA
- Stable with Ceramic Capacitors: 1 µF or more
- Current Fold Back Protection
- Peak and Short Current Protection
- Thermal Shutdown Protection
- Available in XDFN6 1.6 x 1.6 mm, SOT23-5, SOT89-5 Packages
- These are Pb–Free Devices

Typical Applications

- Battery-powered Equipment
- Networking and Communication Equipment
- Cameras, DVRs, STB and Camcorders
- Home Appliances





Figure 1. Typical Application Schematics



ON Semiconductor™

www.onsemi.com



XXX, XXXX = Specific Device Code M, MM = Date Code ZZ = Lot Code

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 17 of this data sheet.




Figure 2. Simplified Schematic Block Diagram

| Pin No. XDFN (Note 1) | Pin No. SOT89–5 | Pin No. SOT23 | Pin Name | Description |
|-----------------------------|--------------------|------------------|------------------|---|
| 3 | 1 | 1 | V _{OUT} | Output pin |
| 6 | 2 | 2 | GND | Ground |
| 4 | 3 | 5 | CE | Chip enable pin (Active "H") |
| 1 | 5 | 3 | V _{IN} | Input pin |
| 5 | 4 | 4 | NC/ADJ | No connection (non ADJ versions) / Reference Voltage of Adjustable Output Pin (ADJ versions) |
| 2 | - | - | NC | No connection |

1. Tab is connected to GND. Tab should be connected to GND, but leaving it unconnected is also acceptable

ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit | |
|---|--------------------|-------------------|------|--|
| Input Voltage (Note 2) | V _{IN} | 26.0 | V | |
| Output Voltage | V _{OUT} | -0.3 to VIN + 0.3 | V | |
| Chip Enable Input | V _{CE} | -0.3 to VIN + 0.3 | V | |
| Reference Input Voltage | V _{ADJ} | -0.3 to VIN + 0.3 | V | |
| Output Current | I _{OUT} | 250 | mA | |
| Power Dissipation XDFN6–1616 | | 640 | | |
| Power Dissipation SOT89–5 | PD | 900 | mW | |
| Power Dissipation SOT23–5 | | 420 | | |
| Junction Temperature | TJ | -40 to 150 | °C | |
| Operation Temperature | T _A | -40 to 85 | °C | |
| Storage Temperature | T _{STG} | -55 to 125 | °C | |
| ESD Capability, Human Body Model (Note 3) | ESD _{HBM} | 2000 | V | |
| ESD Capability, Machine Model (Note 3) | ESD _{MM} | 200 | V | |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.

This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC–Q100–002 (EIA/JESD22–A114) ESD Machine Model tested per AEC–Q100–003 (EIA/JESD22–A115)

Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

THERMAL CHARACTERISTICS

| Rating | Symbol | Value | Unit |
|---|--------|-------|------|
| Thermal Characteristics, XDFN6 Thermal Resistance, Junction-to-Air | | 156 | °C/W |
| Thermal Characteristics, SOT23–5 Thermal Resistance, Junction–to–Air | | 238 | °C/W |
| Thermal Characteristics, SOT89–5 Thermal Resistance, Junction–to–Air | | 111 | °C/W |


ELECTRICAL CHARACTERISTICS NCP4623Hxxxx, $C_{IN} = C_{OUT} = 0.1 \ \mu\text{F}$, $T_A = +25^{\circ}\text{C}$


| Parameter | Test Co | Symbol | Min | Тур | Max | Unit | |
|----------------------------------|---|--|-------------------------------|-------|------|-------|--------|
| Operating Input Voltage | | | V _{IN} | 2 | | 24 | V |
| Output Voltage | V _{IN} = V _{OUT(NOM)} + 2.0 V, I _{OUT} = 20 mA | | V _{OUT} | x0.98 | | x1.02 | V |
| Output Voltage Temp. Coefficient | | | $\Delta V_{OUT} / \Delta T_A$ | | ±100 | | ppm/°C |
| Line Regulation | $V_{OUT(NOM)}$ + 1 V \leq V _{IN} \leq 24 V, I _{OUT} = 20 mA | | Line _{Reg} | | 0.05 | 0.20 | %/V |
| Load Regulation | V _{IN} = V _{OUT(NOM)} + 2.0 V, IouT = 1 mA to 40 mA | $2.5 \text{ V} \leq \text{V}_{OUT} \leq 3.0 \text{ V}$ | Load _{Reg} | | 20 | 50 | |
| | | $3.1 \text{ V} \le \text{V}_{OUT} \le 5.0 \text{ V}$ | | | 30 | 30 75 | mV |
| | | $5.1~V \leq V_{OUT} \leq 12.0~V$ | | | 40 | 115 | |
| | I _{OUT} = 20 mA | $2.5~\text{V} \leq \text{V}_{OUT} \leq 7.0~\text{V}$ | V _{DO} | | 0.20 | 0.40 | V |
| Dropout Voltage | | $7.1~V \le V_{OUT} \le 10.0~V$ | | | 0.25 | 0.50 | |
| | | $10.1~V \leq V_{OUT} \leq 12.0~V$ | | | 0.30 | 0.55 | |
| Output Current | $V_{IN} = V_{OUT(NOM)} +$ | $2.5~\text{V} \leq \text{V}_{OUT} \leq 2.9~\text{V}$ | I _{OUT} | 140 | | | mA |
| | 2.0 V | $3.0 \text{ V} \le \text{V}_{OUT} \le 12.0 \text{ V}$ | | 150 | | | |


ELECTRICAL CHARACTERISTICS NCP4623Hxxxx, $C_{IN} = C_{OUT} = 0.1 \ \mu\text{F}$, $T_A = +25^{\circ}\text{C}$


| Parameter | Test Conditions | Symbol | Min | Тур | Max | Unit |
|---|---|------------------|-----|-----|-----------------|----------------------|
| Short Current Limit | V _{OUT} = 0 V | I _{SC} | | 45 | | mA |
| Quiescent Current | $V_{IN} = V_{OUT(NOM)} + 2.0 \text{ V}, V_{CE} = V_{IN}$ | lQ | | 5 | 10 | μΑ |
| Standby Current | $V_{IN} = 24 \text{ V}, V_{CE} = 0 \text{ V}$ | I _{STB} | | 0.1 | 1.0 | μΑ |
| CE Pin Threshold Voltage | CE Input Voltage "H" | V _{CEH} | 2.1 | | V _{IN} | V |
| | CE Input Voltage "L" | V _{CEL} | 0 | | 0.3 | |
| Power Supply Rejection Ratio | $ V_{OUT} = 3.3 V \text{ V}, \ V_{IN} = 5.3 \text{ V}, \ \Delta V_{IN} = 0.2 \text{ V}_{pk-pk}, \\ I_{OUT} = 30 \text{ mA}, \ f = 1 \text{ kHz} $ | PSRR | | 35 | | dB |
| Output Noise Voltage | f = 10 Hz to 100 kHz, V _{OUT} = 3.3 V, V _{IN} = 5.3 V, I _{OUT} = 30 mA | V _N | | 90 | | μV_{rms} |
| Thermal Shutdown Temperature | | T _{SD} | | 150 | | °C |
| Thermal Shutdown Release Temperature | | T _{SR} | | 125 | | °C |


| Parameter | Test Conditions | Symbol | Min | Тур | Max 24 | Unit |
|---|---|-------------------------------|------|------|------------------|---------------|
| Operating Input Voltage | | V _{IN} | 2 | | | V |
| Output Voltage | V _{IN} = V _{OUT(NOM)} + 2.0 V, I _{OUT} = 20 mA | V _{OUT} | 2.45 | 2.50 | 2.55 | V |
| Output Voltage Temp. Coefficient | $\label{eq:VIN} \begin{split} V_{\text{IN}} = V_{\text{OUT(NOM)}} + 2.0 \text{ V}, \ I_{\text{OUT}} = 20 \text{ mA}, \\ -40^\circ\text{C} \leq T_{\text{A}} \leq 105^\circ\text{C} \end{split}$ | $\Delta V_{OUT} / \Delta T_A$ | | ±100 | | ppm/°C |
| Line Regulation | $V_{OUT(NOM)}$ + 1 V \leq V _{IN} \leq 24 V, I _{OUT} = 20 mA | Line _{Reg} | | 0.05 | 0.20 | %/V |
| Load Regulation | $V_{IN} = V_{OUT(NOM)} + 2.0 \text{ V}$, IOUT = 1 mA to 40 mA | Load _{Reg} | | 20 | 50 | mV |
| Dropout Voltage | I _{OUT} = 20 mA | V _{DO} | | 0.20 | 0.40 | V |
| Output Current | $V_{IN} = V_{OUT(NOM)} + 2.0 V$ | I _{OUT} | 140 | | | mA |
| Short Current Limit | V _{OUT} = 0 V | I _{SC} | | 45 | | mA |
| 3 Quiescent Current | $V_{IN} = V_{OUT(NOM)} + 2.0 \text{ V}, V_{CE} = V_{IN}$ | l _Q | | 5 | 10 | μΑ |
| Standby Current | $V_{IN} = 24 \text{ V}, \text{ V}_{CE} = 0 \text{ V}$ | I _{STB} | | 0.1 | 1.0 | μΑ |
| CE Pin Threshold Voltage | CE Input Voltage "H" | V _{CEH} | 2.1 | | V _{IN} | V |
| | CE Input Voltage "L" | V _{CEL} | 0 | | 0.3 | |
| Power Supply Rejection Ratio | $V_{\text{IN}} = 4.5 \text{ V}, V_{\text{OUT}} = 2.5 \text{ V}, \Delta V_{\text{IN}} = 0.2 \text{ V}_{\text{pk-pk}}, \\ I_{\text{OUT}} = 30 \text{ mA}, \text{ f} = 1 \text{ kHz}$ | PSRR | | 40 | | dB |
| Output Noise Voltage | f = 10 Hz to 100 kHz, V _{OUT} = 2.5 V, V _{IN} = 4.5 V, I _{OUT} = 30 mA | V _N | | 80 | | μV_{rms} |
| Thermal Shutdown Temperature | | T _{SD} | | 150 | | °C |
| Thermal Shutdown Release Temperature | | T _{SR} | | 125 | | °C |

































Figure 43. Start-up, 5.0 V Version, V_{IN} = 7.0 V









Figure 44. Shutdown, 2.5 V Version, V_{IN} = 4.5 V







V_{IN} = 14.0 V

APPLICATION INFORMATION

A typical application circuits for NCP4623 series is shown in Figure 49.




Figure 49. Typical Application Schematics

Input Decoupling Capacitor (C1)

A 0.1 μ F ceramic input decoupling capacitor should be connected as close as possible to the input and ground pin of the NCP4623. Higher values and lower ESR improves line transient response.

Output Decoupling Capacitor (C2)

Recommended values of the ceramic output decoupling capacitor is in the range from 0.1 μ F to 2.2 μ F. Stable operation of the regulator should be achieved within this range. If a tantalum capacitor is used, and its ESR is high, loop oscillation may result. The capacitors should be connected as close as possible to the output and ground pins. Larger values and lower ESR improves dynamic parameters.

Output Voltage Setting (ADJ version)

The output voltage of the adjustable regulator may be set for any output voltage from its voltage reference (2.5 V) up to V_{IN} voltage by an external voltage divider connected between VOUT and GND pins with its center connected to the ADJ pin. The voltage divider is loaded by current into ADJ pin that is typically around 200 nA. This current may cause an error in V_{OUT} , therefore it is good to choose values of voltage divider low enough to achieve cross current around 2 μ A to eliminate error. Output voltage can be computed from the equation:

$$V_{OUT} = 2.5 \left(1 + \frac{R1}{R2}\right) + R1 \cdot I_{ADJ} \qquad (eq. 1)$$

Enable Operation

The enable pin CE may be used for turning the regulator on and off. The IC is switched on when a high level voltage is applied to the CE pin. Do not leave the CE pin unconnected or between VCEH and VCEL voltage levels as this may leave the output voltage unstable or cause indefinite and unexpected currents flows internally.

Current Limit

This regulator includes a fold–back type current limit circuit. This type of protection doesn't limit output current up to specified current capability in normal operation, but when an over current occurs, output voltage and current decrease until the over current condition ends. Typical characteristics of this protection type can be observed in the Output Voltage vs. Output Current graphs shown in the typical characteristics section of this datasheet.

Thermal

As power across the IC increase, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and also the ambient temperature affect the rate of temperature increase for the part. When the device has good thermal conductivity through the PCB the junction temperature will be relatively low in high power dissipation applications.

The IC includes internal thermal shutdown circuit that stops operation of regulator, if junction temperature is higher than 150°C. After that, when junction temperature decreases below 125°C, the operation of voltage regulator will resume. During high power dissipation condition, the regulator shuts down and resumes repeatedly protecting itself from overheating.

PCB layout

Make the V_{IN} and GND line as large as practical. If their impedance is high, noise pickup or unstable operation may result. Connect capacitors C1 and C2 as close as possible to the IC, and make wiring as short as possible.


ORDERING INFORMATION

| Device | Nominal Output Voltage | Description | Marking | Package | Shipping [†] | | |
|------------------|---------------------------|-------------|---------|-------------------------|-----------------------|--|--|
| NCP4623HSNADJT1G | Adjustable | Enable high | J24 | | | | |
| NCP4623HSN050T1G | 5.0 V | Enable high | J50 | SOT23-5 | 3000 / Tape & Reel | | |
| NCP4623HSN100T1G | 10.0 V | Enable high | J00 | (Pb-Free) | SUUU / Tape & Reel | | |
| NCP4623HSN120T1G | 12.0 V | Enable high | J20 | | | | |
| NCP4623HMXADJTCG | Adjustable | Enable high | BQ24 | | | | |
| NCP4623HMX025TCG | 2.5 V | Enable high | BQ25 | | | | |
| NCP4623HMX033TCG | 3.3 V | Enable high | BQ33 | | | | |
| NCP4623HMX045TCG | 4.5 V | Enable high | BQ45 | XDFN1616–6 (Pb–Free) | 5000 / Tape & Reel | | |
| NCP4623HMX048TCG | 4.8 V | Enable high | BQ48 | () | | | |
| NCP4623HMX050TCG | 5.0 V | Enable high | BQ50 | 1 | | | |
| NCP4623HMX080TCG | 8.0 V | Enable high | BQ80 | 1 | | | |


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 *To order other package and voltage variants, please contact your ON Semiconductor sales representative.

PACKAGE DIMENSIONS


XDFN6 1.6x1.6, 0.5P CASE 711AC ISSUE O



NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.




RECOMMENDED **MOUNTING FOOTPRINT***




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


PACKAGE DIMENSIONS

SOT-89, 5 LEAD CASE 528AB ISSUE O











- NOTES:
 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 LEAD THICKNESS INCLUDES LEAD FINISH.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
 DIMENSIONS L, L2, L3, L4, L5, AND H ARE MEAS-URED AT DATUM PLANE C.



RECOMMENDED **MOUNTING FOOTPRINT***




DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SOT-23 5-LEAD CASE 1212

ISSUE A




ASME Y14.5M, 1994. CONTROLLING DIMENSIONS: MILLIMETERS. 2 3 DATUM C IS THE SEATING PLANE. MILLIMETERS DIM MIN MAX 1.45 Α Δ1 0.00 0 10 A2 1.00 1.30 b 0.30 0.50 0.10 0.25 D E 2.70 3.10 2.50 3.10 E1 1.50 1.80 0.95 BSC e L 0.20 ---0.75 L1 0.45

1. DIMENSIONING AND TOLERANCING PER

NOTES





DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the intervent and the intervent of the product of the property of the property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under tights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative