High Voltage High and Low Side Driver

The NCP5181 is a High Voltage Power MOSFET Driver providing two outputs for direct drive of 2 N-channel power MOSFETs arranged in a half-bridge (or any other high-side + low-side) configuration.

It uses the bootstrap technique to insure a proper drive of the High-side power switch. The driver works with 2 independent inputs to accommodate any topology (including half-bridge, asymmetrical half-bridge, active clamp and full-bridge...).

Features

- High Voltage Range: up to 600 V
- dV/dt Immunity ±50 V/nsec
- Gate Drive Supply Range from 10 V to 20 V
- High and Low DRV Outputs
- Output Source / Sink Current Capability 1.4 A / 2.2 A
- 3.3 V and 5 V Input Logic Compatible
- Up to V_{CC} Swing on Input Pins
- Matched Propagation Delays between Both Channels
- Outputs in Phase with the Inputs
- Independent Logic Inputs to Accommodate All Topologies
- Under V_{CC} LockOut (UVLO) for Both Channels
- Pin to Pin Compatible with IR2181(S)
- These are Pb-Free Devices

Applications

- High Power Energy Management
- Half-bridge Power Converters
- Any Complementary Drive Converters (asymmetrical half-bridge, active clamp)
- Full-bridge Converters
- Bridge Inverters for UPS Systems

PIN ASSIGNMENT


PIN	FUNCTION
IN_HI	Logic Input for High Side Driver Output In Phase
IN_LO	Logic Input for Low Side Driver Output In Phase
GND	Ground
DRV_LO	Low Side Gate Drive Output
V _{CC}	Low Side and Main Power Supply
V _{BOOT}	Bootstrap Power Supply
DRV_HI	High Side Gate Drive Output
BRIDGE	Bootstrap Return or High Side Floating Supply Return

1



ON Semiconductor®

www.onsemi.com







SOIC-8 D SUFFIX CASE 751 PDIP-8 P SUFFIX CASE 626

MARKING DIAGRAMS





NCP5181P.

5181 = Specific Device Code A = Assembly Location

L = Wafer Lot Y, YY = Year W, WW = Work Week G or ■ = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
NCP5181PG	PDIP-8 (Pb-Free)	50 Units/Tube
NCP5181DR2G	SOIC-8 (Pb-Free)	2.500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Typical Application




Figure 2. Detailed Block Diagram

MAXIMUM RATINGS

V _{CC} V _{BOOT} V _{BRIDGE} V _{BOOT} - V _{BRIDGE} V _{DRV_HI} V _{DRV_LO} dV _{BRIDGE} /d _t V _{IN_XX} R _{θJA} R _{θJA} T _{J_max} e the device. If any of to	-0.3 to 20 -1 to 620 -1 to 600 0 to 20 V_BRIDGE-0.3 to V_BOOT+0.3 -0.3 to V_CC+0.3 50 -1.0 to V_CC+0.3 2.0 200 100 178 +150 nese limits are exceeded, device fu	V V V V V/ns V V C/W C/W
VBRIDGE VBOOT - VBRIDGE VDRV_HI VDRV_LO dVBRIDGE/dt VIN_XX	-1 to 600 0 to 20 V _{BRIDGE} -0.3 to V _{BOOT} +0.3 -0.3 to V _{CC} +0.3 50 -1.0 to V _{CC} +0.3 2.0 200 100 178	V V V V/ns V kV V C/W
VBOOT - VBRIDGE VDRV_HI VDRV_LO dVBRIDGE/dt VIN_XX	0 to 20 V _{BRIDGE} -0.3 to V _{BOOT} +0.3 -0.3 to V _{CC} +0.3 50 -1.0 to V _{CC} +0.3 2.0 200 100 178	V V V/ns V kV V C/W
VDRV_HI VDRV_LO dVBRIDGE/dt VIN_XX	V _{BRIDGE} -0.3 to V _{BOOT} +0.3 -0.3 to V _{CC} +0.3 50 -1.0 to V _{CC} +0.3 2.0 200 100 178	V V/ns V kV V °C/W
V _{DRV_LO} dV _{BRIDGE} /d _t V _{IN_XX}	-0.3 to V _{CC} +0.3 50 -1.0 to V _{CC} +0.3 2.0 200 100 178	V V/ns V kV V °C/W
dV_{BRIDGE}/d_t V_{IN_XX} $R_{\theta JA}$ $R_{\theta JA}$	50 -1.0 to V _{CC} +0.3 2.0 200 100 178 +150	V/ns V kV V °C/W
V _{IN_XX} R _{θJA} R _{θJA} TI max	-1.0 to V _{CC} +0.3 2.0 200 100 178	V kV V °C/W
R _θ JA R _θ JA	2.0 200 100 178 +150	kV V °C/W
R ₀ JA	100 178 150	°C/W
R ₀ JA	178 +150	°C
R ₀ JA	178 +150	°C
T_{J_max} e the device. If any of the device if any of the device if any of the device is the device in the device is the device in the device in the device in the device is the device in the dev	+150 nese limits are exceeded, device fu	
e the device. If any of the	nese limits are exceeded, device fu	
ENDUR OF THE PORT	Sem	
	ENDERO FOR INFO	the device. If any of these limits are exceeded, device further than the second

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (V_{CC} = V_{boot} = 15 \ V, \ V_{gnd} = V_{bridge}, \ -40^{\circ}C < T_{A} < 125^{\circ}C, \ Outputs \ loaded \ with \ 1 \ nF)$

Rating	Symbol	T _A -40°C to 125°C		Units	
OUTPUT SECTION					
		Min	Тур	Max	
Output High Short Circuit pulsed Current V _{DRV} = 0 V, PW ≤ 10 μs, (Note 1)	I _{DRVhigh}	-	1.4	-	Α
Output Low Short Circuit Pulsed Current V _{DRV} = V _{CC} , PW ≤ 10 μs, (Note 1)	I _{DRVlow}	-	2.2	-	Α
Output Resistor (Typical Value @ 25°C Only) Source	R _{OH}	-	5	12	Ω
Output Resistor (Typical Value @ 25°C Only) Sink	R _{OL}	-	2	8	Ω
DYNAMIC OUTPUT SECTION	•		1	<u>I</u>	
Rating	Symbol	Min	Тур	Max	Units
Turn-on Propagation Delay (V _{bridge} = 0 V)	t _{ON}	-	100	170	ns
Turn-off Propagation Delay (V _{bridge} = 0 V or 50 V) (Note 2)	t _{OFF}		100	C170	ns
Output Voltage Risetime (from 10% to 90% @ V _{CC} = 15 V) with 1 nF Load	t _r		40	60	ns
Output Voltage Falling Edge (from 90% to 10% @ V _{CC} = 15 V) with 1 nF Load	t _i) = 1	20	40	ns
Propagation Delay Matching between the High Side and the Low Side @ 25°C (Note 3)	Δ_{t}	FOR	20	35	ns
Minimum Input Pulse Width that Changes the Output	t _{PW}	Otra	VI,	100	ns
INPUT SECTION	IN MY	21	1/1	•	
Low Level Input Voltage Threshold	YIN	ζO,	_	0.8	V
Input Pulldown Resistor (V _{IN} < 0.5 V)	R _{IN}	7,	200	-	kΩ
High Level Input Voltage Threshold	V _{IN}	2.3	_	-	V
SUPPLY SECTION		•	•		
V _{CC} UV Startup Voltage Threshold	V _{CC_stup}	7.9	8.9	9.8	V
V _{CC} UV Shutdown Voltage Threshold	V _{CC_shtdwn}	7.3	8.2	9.0	V
Hysteresis on V _{CC}	V _{CC_hyst}	0.3	0.7	-	V
V _{boot} Startup Voltage Threshold Reference to Bridge Pin (V _{boot_stup} = V _{boot} - V _{bridge})	V _{boot_stup}	7.9	8.9	9.8	V
V _{boot} UV Shutdown Voltage Threshold	V _{boot_shtdwn}	7.3	8.2	9.0	V
Hysteresis on V _{boot}	V _{boot_shtdwn}	0.3	0.7	-	V
Leakage Current on High Voltage Pins to GND (V _{BOOT} = V _{BRIDGE} = DRV_HI = 600 V)	I _{HV_} LEAK	-	0.5	40	μΑ
Consumption in Active Mode (V _{CC} = V _{boot} , f _{sw} = 100 kHz and 1 nF Load on Both Driver Outputs)	I _{CC1}	-	4.5	6.5	mA
Consumption in Inhibition Mode (V _{CC} = V _{boot})	I _{CC2}	-	250	400	μΑ
V _{CC} Current Consumption in Inhibition Mode	I _{CC3}	-	215	-	μΑ
V _{boot} Current Consumption in Inhibition Mode	I _{CC4}	_	35	_	μΑ

- *Note: see also characterization curves
 1. Guaranteed by design.
 2. Turn-off propagation delay @ V_{bridge} = 600 V is guaranteed by design
 3. See characterization curve for Δ_t parameters variation on the full range temperature.
 4. Timing diagram definition see Figures 4, 5 and 6.






Figure 3. Input/Output Timing Diagram




Figure 4. Switching Time Waveform Definitions




Figure 5. Delay Matching Waveforms Definition






Figure 6. Other Delay Matching Waveforms Definition



140 ton High Side Ton PROPAGATION DELAY (ns) 120 100 ton Low Side 80 60 40 20 0 10 12 16 18 20 SUPPLY VOLTAGE; V_{CC} = V_{boot} (V)

Figure 7. Turn-on Propagation Delay vs. Temperature

Figure 8. Turn-on Propagation Delay vs. V_{CC} Voltage ($V_{CC} = V_{boot}$)







Figure 9. Turn-off Propagation Delay vs. Temperature

Figure 10. Turn-off Propagation Delay vs. V_{CC} Voltage ($V_{CC} = V_{boot}$)






Figure 11. High Side Turn-on Propagation Delay vs. V_{BRIDGE} Voltage

Figure 12. High Side Turn-off Propagation Delay vs. V_{BRIDGE} Voltage




Figure 13. Turn-on Rise Time vs. Temperature




Figure 14. Turn-on Rise Time vs. V_{CC} Voltage $(V_{CC} = V_{boot})$




Figure 15. Turn-off Fall Time vs. Temperature




Figure 16. Turn-off Fall Time vs. V_{CC} Voltage $(V_{CC} = V_{boot})$






Figure 17. Propagation Delay Matching Between High Side and Low Side Driver








Figure 30. ICC1 Consumption vs. Switching Frequency with 15 nC Load on Each Driver




Figure 31. ICC1 Consumption vs. Switching Frequency with 33 nC Load on Each Driver




Figure 32. ICC1 Consumption vs. Switching Frequency with 50 nC Load on Each Driver





Figure 33. ICC1 Consumption vs. Switching Frequency with 100 nC Load on Each Driver







PDIP-8 CASE 626-05 **ISSUE P**

DATE 22 APR 2015





NOTE 5



STYLE 1: PIN 1. AC IN 2. DC + IN 3. DC - IN 4. AC IN

5. GROUND 6. OUTPUT

7. AUXILIARY 8. V_{CC}

NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: INCHES.
 DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-
- AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
- DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
- 6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE
- DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
- 8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α		0.210		5.33
A1	0.015		0.38	
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060 TYP		1.52	TYP
С	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005		0.13	
Е	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100 BSC		2.54	BSC
eВ		0.430		10.92
L	0.115	0.150	2.92	3.81
M		10°		10°

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code = Assembly Location WL = Wafer Lot

YY = Year WW = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42420B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	PDIP-8		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





SOIC-8 NB CASE 751-07 **ISSUE AK**

DATE 16 FEB 2011



XS

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

SOLDERING FOOTPRINT*

0.25 (0.010) M Z Y S



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location = Wafer Lot

= Year = Work Week W = Pb-Free Package

XXXXXX XXXXXX AYWW AYWW H \mathbb{H} Discrete **Discrete** (Pb-Free)

XXXXXX = Specific Device Code = Assembly Location Α

ww = Work Week

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED (
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 3:

STYLE 2:

DATE 16 FEB 2011

STYLE 4:

STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE	STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1	STYLE 4: PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE
8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	8. EMITTER, #1 STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	8. COMMON CATHODE STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1
STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND	STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN	STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC	STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6	STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND	STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE
STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT	STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V MON 6. VBULK 7. VBULK 8. VIN
STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		

DOCUMENT NUMBER:	98ASB42564B	Printed versions are uncontrolled except when accessed directly from the Document Repose Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

STYLE 1:

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales