Low Quiescent Current, Programmable Delay Time, Supervisory Circuit

The NCV308 series is one of the ON Semiconductor Supervisory circuit IC families. It is optimized to monitor system voltages from 0.405 V to 5.5 V, asserting an active low open–drain \overline{RESET} output, together with Manual Reset (\overline{MR}) Input. The part comes with both fixed and externally adjustable versions.

Features

- Wide Supply Voltage Range 1.6 to 5.5 V
- Very Low Quiescent Current 1.6 μA
- Fixed Threshold Voltage Versions for Standard Voltage Rails Including 1.8 V, 3.3 V, 5.0 V
- Adjustable Version with Low Threshold Voltage 0.405 V (min)
- High Threshold Voltage Accuracy: 0.15% typ
- Support Manual Reset Input (MR)
- Open-Drain RESET Output (Push-pull Output upon Request)
- Flexible Delay Time Programmability: 1.25 ms to 10 s
- Temperature Range: -40°C to +125°C
- Small TSOP-6 Pb-Free Package
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Grade 1 Qualified and PPAP Capable
- These are Pb-Free Devices

Typical Applications

- DSP or Microcontroller Applications
- Notebook/Desktop Computers
- PDAs/Hand-Held Products
- Portable/Battery-Powered Products
- FPGA/ASIC Applications





Figure 1. Typical Application Circuit for Adjustable Versions



ON Semiconductor®

www.onsemi.com



XXX = Specific Device Code
A = Assembly Location

Y = Year
W = Work Week
Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the ordering information section on page 9 of this data sheet.




Figure 2. Typical Application Circuit for Fixed Versions




Figure 3. Functional Block Diagrams of Adjustable and Fixed Versions




Figure 4. Pin Connections Diagram (Top View)

Table 1. PIN OUT DESCRIPTION

Name	Pin Number	Description
VDD	6	Supply Voltage. A 0.1uF ceramic capacitor placed close to this pin is helpful for transient and parasitic.
SENSE	5	Sense Input , this is the voltage to be monitored. If the voltage at this terminal drops below the threshold voltage V _{IT} , then RESET is asserted. SENSE does not necessary monitor VDD, it can monitor any voltage lower than VDD.
СТ	4	Reset Delay Time Setting Pin . Connecting this pin to VDD through a 40 kΩ to 200 kΩ resistor or leaving it open results in fixed reset delay times. Connecting this pin to a ground referenced capacitor (≥ 100 pF) gives a user–programmable reset delay time. See the <i>Setting Reset Delay Time</i> section for more information.
MR	3	Manual Reset input , $\overline{\text{MR}}$ low asserts $\overline{\text{RESET}}$. $\overline{\text{MR}}$ is internally tied to VDD by a 90 kΩ pull–up Resistor.
RESET	1	RESET Output , is an Active low open drain N–Channel MOSFET output, it is driven to a low impedance state when RESET is asserted (either the SENSE input is lower than the threshold voltage (V_{IT}) or the $\overline{\text{MR}}$ pin is set to a logic low). RESET will keep low (asserted) for the reset delay time after both SENSE is above V_{IT} and $\overline{\text{MR}}$ is set to a logic high. A pull–up resistor from $10\text{k}\Omega$ to $1\text{M}\Omega$ should be used on this pin. See Figure 5 for behavior of RESET depends on VDD, SENSE and $\overline{\text{MR}}$ conditions.
GND	2	Ground terminal. Should be connected to PCB ground reference




Figure 5. Timing Diagram Showing MR and SENSE Reset Timing

Table 2. TRUTH TABLE

MR	SENSE > V _{IT}	RESET
L	N	L
L	Y	L
Н	N	L
Н	Y	Н

Table 3. MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage Range, V _{DD}	V_{DD}	-0.3 to + 6.0	V
CT Voltage Range V _{CT} , RESET, MR Current through CT pin	I _{CT}	-0.3 to V _{DD} +0.3 ≤ 6.0 10	V mA
SENSE Pin Voltage		-0.3 to + 8.0	V
RESET Pin Current		5	mA
Thermal Resistance Junction-to-Air TSOP-6	$R_{ hetaJA}$	305	°C/W
Human Body Model (HBM) ESD Rating (Note 1)	ESD HBM	2000	V
Charged Device Model (CDM) ESD Rating (Note 1)	ESD CDM	1000	V
Latch up Current: (Note 2)	I _{LU}	±100	mA
Storage Temperature Range	T _{STG}	-65 to + 150	°C
Maximum Junction Temperature	TJ	-40 to +150	°C
Moisture Sensitivity (Note 3)	MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device series incorporates ESD protection and is tested by the following methods:

- - ESD Human Body Model tested per AEC-Q100-002 (JS-001-2017)
 Field Induced Charge Device Model ESD characterization is not performed on plastic molded packages with body sizes smaller than 2 x 2 mm due to the inability of a small package body to acquire and retain enough charge to meet the minimum CDM discharge current waveform characteristic defined in JEDEC JS-002-2018
- 2. Latch up Current per JEDEC standard: JESD78 class II.
- 3. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

Table 4. ELECTRICAL CHARACTERISTICS 1.6 V ≤ V_{DD} ≤ 5.5 V, R_{pullup} = 100 kΩ, C_{LRESET} = 50 pF, over operating temperature range (T_{J} = -40°C to +125°C), unless otherwise specified. Typical values are at T_{J} = +25°C.

Symbol	Paran	neter	Conditions	Min	Тур	Max	Unit
V_{DD}	Supply Operating Voltage Range (Note 4)			1.6		5.5	٧
V _{DD} (min)	Minimum V _{DD} Guaranteed RESET Output Valid (Note 5)				0.5	0.8	V
I _{DD}	Supply Current (Current into VDD pin)		V _{DD} = 3.3V, RESET not asserted MR, RESET, CT open		1.6	5.0	μА
			V _{DD} = 5.5V, RESET not asserted MR, RESET, CT open		1.6	6.0	
V _{OL}	Low-level output voltage of RESET		$1.3V \le V_{DD} < 1.6V, I_{OL} = 0.4 \text{ mA}$			0.3	V
			$1.6V \le V_{DD} \le 5.5V$, $I_{OL} = 1.0 \text{ mA}$			0.4	
V _{IT} %	Negative going SENSE threshold voltage accuracy			-2.8		+2.8	%
Vo			T _J = +25°C	-1.5	±0.15	+1.5	
			−20°C < T _J < +85°C	-2.4		+2.4	
V _{HYS}	Hysteresis on V _{IT}				1.75	3.75	%V _{IT}
R_{MR}	MR Internal pull-up resistance				90		kΩ
I _{SENSE}	Input current at SENSE pin	NCV308SNADJ	V _{SENSE} = V _{IT}		10		nA
	SENSE PIII	Fixed versions	V _{SENSE} = 5.5 V		110		
l _{OH}	RESET leakage Current		V _{RESET} = 5.5 V, RESET not asserted			300	nA
V _{IL}	MR logic low input			0		0.3 V _{DD}	V
V _{IH}	MR logic high input	t		0.7 V _{DD}		V_{DD}	V
tw	Input pulse width	SENSE	V _{IH} = 1.05 V _{IT} , V _{IL} = 0.95 V _{IT}		30		μs
	to assert RESET (Note 4)	MR	$V_{IH} = 0.7 V_{DD}, V_{IL} = 0.3 V_{DD}$		150		ns
t _D	Reset delay time	$C_T = \text{Open}$ $C_T = V_{DD}$ $C_T = 100 \text{ pF}$ $C_T = 180 \text{ nF}$	(Guaranteed by design and characterization)		20 300 1.25 1200		ms
t _{P1}	Propagation delay from MR	MR to RESET	$V_{IH} = 0.7 V_{DD}, V_{IL} = 0.3 V_{DD}$		150		ns
t _{P2}	Propagation delay from SENSE	SENSE to RESET	V _{IH} = 1.05 V _{IT} , V _{IL} = 0.95 V _{IT}		30		μs

^{4.} Not tested in production

^{5.} The lowest supply voltage (VDD) at which RESET becomes active.

TYPICAL OPERATING CHARACTERISTICS




Figure 6. Supply Current vs. Input Voltage

Figure 7. RESET Timeout Period vs. CT




Figure 8. Normalized RESET Timeout Period vs.
Temperature

Figure 9. Maximum Transient Duration at Sense vs. Sense Threshold Overdrive Voltage




Figure 10. Normalized Sense Threshold Voltage (V_{IT}) vs. Temperature

Figure 11. Low-Level RESET Voltage vs. RESET
Current

DETAILED DESCRIPTION

The NCV308 microprocessor supervisory product family is designed to assert a \overline{RESET} signal when either the SENSE pin voltage drops below V_{IT} or the Manual Reset input (\overline{MR}) is driven low. The \overline{RESET} output remains asserted for a programmable delay time after both \overline{MR} and SENSE voltages return above the respective thresholds. A broad range of voltage threshold and reset delay time options are available, allowing NCV308 series to be used in a wide range of applications.

Reset threshold voltages can be factory-set from 1.67 V to 4.65 V while the NCV308SNADJ can be used for any voltage above 0.405 V using an external resistor divider.

Flexible delay time can be easily got with CT pin according to Table 5:

Table 5. DELAY TIME SETTING TABLE

CT pin Configuration	Delay Time (tD)
	, , ,
CT = VDD	300 ms (fixed)
CT = Open	20 ms (fixed)
Connecting a capacitor be- tween pin CT and GND (Capacitor CT value > 100 pF)	1.25 ms ~ 10 s, depends on capacitor value (Refer to the Setting Reset Delay Time Section)

Output

The \overline{RESET} output is typically connected to the \overline{RESET} control pin of a microprocessor. For Open–Drain output versions, a pull–up resistor must be used to hold this line high when \overline{RESET} is not asserted. The \overline{RESET} output is active once V_{DD} is over V_{DD} (min), this voltage is much lower than most microprocessors' functional voltage range. \overline{RESET} remains high as long as SENSE is above its threshold (V_{IT}) and the Manual Reset input (\overline{MR}) is logic high. If either SENSE falls below V_{IT} or \overline{MR} is driven low, \overline{RESET} is asserted.

Once \overline{MR} is again logic high and SENSE is above (V_{IT} + V_{HYS}), the \overline{RESET} pin goes to a high impedance state after delay time (tD). The open–drain structure of \overline{RESET} is capable to allow the reset signal for the microprocessor to have a voltage higher than V_{DD} (up to 5.5 V). The pull–up resistor should be no smaller than 10 k Ω as a result of the finite impedance of the \overline{RESET} line.

SENSE Input

The SENSE input should be connected to the monitored voltage directly. If the voltage on this pin drops below V_{IT} , then \overline{RESET} is asserted. The comparator has a built–in hysteresis to prevent erratic reset operation. It is good practice to put a 1 nF to 10 nF bypass capacitor on the SENSE input to reduce its sensitivity to transients and layout parasitic.

The NCV308SNADJ can be used to monitor any voltage rail down to 0.405 V by the circuit shown in Figure 12. The new V_{IT} ' can be derived from resistor divider network of R1 and R2 by:

$$V_{IT}{'} = \left(\frac{R1}{R2} + 1\right) \times V_{IT} \tag{eq. 1}$$




Figure 12. Using NCV308SNADJ to Monitor a User-Defined Threshold Voltage

Manual Reset Input (MR)

The Manual Reset input (\overline{MR}) allows a processor or other logic circuits to initiate a reset. A logic low on \overline{MR} causes \overline{RESET} to assert. After \overline{MR} returns to a logic high and SENSE is above its reset threshold, \overline{RESET} is de–asserted after the delay time set by CT pin. \overline{MR} is internally tied to V_{DD} by a 90 k Ω resistor so this pin can be left unconnected if \overline{MR} will not be used.

Figure 13 shows how \overline{MR} can be used to monitor multiple system voltages (e.g. I/O supply voltage of some DSP/processors should be setup before core voltage, and DSP/processor can only start after both I/O and core voltages setup).




Figure 13. Using MR to Monitor Multiple System Voltages

Setting Reset Delay Time

The NCV308 has three options for setting the reset delay time as shown in Table 5. Figure 14 shows the configuration for a fixed 300 ms typical delay time by tying CT to V_{DD} ; a resistor from 40 k Ω to 200 k Ω must be used. Figure 15 shows a fixed 20 ms delay time by leaving the CT pin unconnected.

Figure 16 shows a user-defined program time between 1.25 ms and 10 s by connecting a capacitor between CT pin and ground.




Figure 14. Delay Time Fixed to 300 ms when CT Connected to VDD by Resistor




Figure 15. Delay Time Fixed to 20 ms when CT is Open




Figure 16. Delay Time Set by Capacitor

The capacitor CT should be ≥ 100 pF for NCV308 to recognize that the capacitor is present. The capacitor value for a given delay time can be calculated using the following equation:

$$CT(nF) = (tD(s) - 0.5 \times 10^{-3}(s)) \times 175$$
 (eq. 2)

Parasitic capacitances of CT pin should be considered to avoid reset delay time deviation or error.

Immunity to Sense Pin Voltage Transients

NCV308 is relatively immune to short negative transients on SENSE pin. Sensitivity to transients is dependent on threshold overdrive, as shown in the Maximum Transient Duration at Sense vs. Sense Threshold Overdrive Voltage graph (Figure 9) in Typical Operating Characteristics section.

Hints

If better EMC performance is needed, add small external capacitors as close to the pins as possible according to Figure 17 and Table 6:




Figure 17. External Capacitor Placement Example

Table 6. RECOMMENDED CAPACITOR VALUES

Device Pins	Recommended Capacitor
VDD connected to SENSE	10 nF
RESET	47 nF
MR	47 nF

ORDERING INFORMATION

Device	Status (Note 6)	Threshold Voltage (V _{IT})	Nominal Monitored Voltage	Marking	Package	Shipping [†]
NCV308SN180T1G*	Active	1.67 V	1.8 V	CV3	TSOP-6	3000 / Tape & Reel
NCV308SN500T1G*	Active	4.65 V	5.0 V	CV5	(Pb-Free)	3000 / Tape & neer

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Under Request: Device has been announced but is not in production. Samples may or may not be available.

^{*}NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

^{6.} The marketing status are defined as below:

Active: Products in production and recommended for new designs;





NOTE 5


TSOP-6 3.00x1.50x0.90, 0.95P **CASE 318G ISSUE W**

DATE 26 FEB 2024





- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- CONTROLLING DIMENSION: MILLIMETERS.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
 LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- 4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.

 5. PIN 1 INDICATOR MUST BE LOCATED IN THE INDICATED ZONE



N	1ILLIM	IETER:	Z	
DIM	MIN	NDM	MAX	
Α	0.90	1.00	1.10	
A1	0.01	0.06	0.10	
A2	0.80	0.90	1.00	
b	0.25	0.38	0.50	
C	0.10	0.18	0.26	
D	2.90	3.00	3.10	
E	2.50	2.75	3.00	
E1	1.30	1.50	1.70	
е	0.85	0.95	1.05	
L	0.20	0.40	0.60	
L2	0.25 BSC			
М	0°		10°	





RECOMMENDED MOUNTING FOOTPRINT

*For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference manual, SDLDERRM/D.

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSOP-6 3.00x1.50x0.90, 0.95P		PAGE 1 OF 2		

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

TSOP-6 3.00x1.50x0.90, 0.95P CASE 318G

ISSUE W

DATE 26 FEB 2024

GENERIC MARKING DIAGRAM*



XXX M= **STANDARD**

XXX = Specific Device Code

XXX = Specific Device Code

=Assembly Location

= Date Code

= Year

= Pb-Free Package

W = Work Week

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 2: PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. BASE 2 6. COLLECTOR 2	STYLE 3: PIN 1. ENABLE 2. N/C 3. R BOOST 4. Vz 5. V in 6. V out	STYLE 4: PIN 1. N/C 2. V in 3. NOT USED 4. GROUND 5. ENABLE 6. LOAD	STYLE 5: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR
STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER	STYLE 8: PIN 1. Vbus 2. D(in) 3. D(in)+ 4. D(out)+ 5. D(out) 6. GND	STYLE 9: PIN 1. LOW VOLTAGE GAT 2. DRAIN 3. SOURCE 4. DRAIN 5. DRAIN 6. HIGH VOLTAGE GAT	2. GND ' 3. D(OUT)- 4. D(IN)- 5. VBUS	STYLE 11: PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 5. GATE 1 6. DRAIN 1/GATE 2	STYLE 12: PIN 1. I/O 2. GROUND 3. I/O 4. I/O 5. VCC 6. I/O
STYLE 13: PIN 1. GATE 1 2. SOURCE 2 3. GATE 2 4. DRAIN 2 5. SOURCE 1 6. DRAIN 1	STYLE 14: PIN 1. ANODE 2. SOURCE 3. GATE 4. CATHODE/DRAIN 5. CATHODE/DRAIN 6. CATHODE/DRAIN		YLE 16: PIN 1. ANODE/CATHODE 2. BASE 3. EMITTER 4. COLLECTOR 5. ANODE 6. CATHODE	STYLE 17: PIN 1. EMITTER 2. BASE 3. ANODE/CATHODE 4. ANODE 5. CATHODE 6. COLLECTOR	

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSOP-6 3.00x1.50x0.90, 0.	95P	PAGE 2 OF 2		

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales