onsemi

Series String Pixel Controller for Automotive (Front) Lighting

NCV78343

Introduction

The NCV78343 is a single-chip pixel controller with embedded switches to control individual LEDs in a series LED string, designed for automotive dynamic lighting applications and in particular for high current LEDs. In order to create a pixel lighting solution, the LEDs need to be powered by current sources such as NCV78763 or NCV78723. The NCV78343 pixel controller devices receive the pixel control parameters from the pixel light ECU which translates the required light pattern or light image into individual pixel dimming data.

One pixel controller device can control up–to 12 pixels of $1 \times$ or $2 \times$ 1.4 A LEDs per pixel. The maximum LED string voltage has to be limited to 60 V.

When more than 12 pixels are to be controlled, multiple pixel controllers can be combined in a single system.

The NCV78343 uses two communication interfaces for connection with a microcontroller. A universal asynchronous receiver transmitter (UART), which supports the use of CAN transceiver and multipoint low voltage differential signaling (M–LVDS) for either local connection or connection with the MCU.

Features

- Single Chip Compatible with IMS Board (Single Layer)
- 12 Integrated Switches with Multiple Configuration Options
- Minimum of External Components
- Communication Interfaces to the Pixel Light ECU via
 - Integrated M–LVDS
 - UART over CAN Interface
 - Integrated Bridge between M-LVDS and UART
 - Supports up to 32 Devices, 1Mbaud
- No Need for Local MCU and Precise Clock
 - Interface to External I2C EEPROM
 - Integrated 8 bit Analog to Digital Converter
- Dimming Controller
 - PWM + Phase Shift Unit per Channel
- Over Temp Protection
- Individual Open/Short/OV LED Diagnostic Feedback
- Open LED Failure Automatic Bypass
- This is a Pb–Free Device
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable



CASE 940AB



MARKING

DIAGRAM

SAFETY DESIGN - ASIL B

ASIL B Product developed in compliance with ISO 26262 for which a complete safety package is available.

ORDERING INFORMATION

Device	Package	Shipping [†]
NCV78343DQ0R2G	SSOP36 EP (P-Free)	1500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Typical Applications

- Dynamic Adaptive Driving Beam Functions
 - ♦ Glare-free High Beam
 - Static Swiveling
 - Beam Shaping
 - Light Power Adjustment
- Animated Welcome Functions on Signal Lights
- Wiping Blinker

NCV78343

PACKAGE AND PIN DESCRIPTION

			1
1	C2P	TST1	36
2	C2N	TST	35
3	NC	SW10	34
4	SW30	SW11	33
5	SW31	SW12	32
6	SW32	SW13	31
7	SW33	SW20	30
8	SW40	SW21	29
9	SW41	SW22	28
10	SW42	SW23	27
11	SW43	NC	26
12	NC	ADC0/SDA	25
13	RX	ADC1/SCL	24
14	тх	ADC2/ADR	23
15	Α	VDD	22
16	В	GND	21
17	NC	Α	20
18	VBB	В	19

Figure 1. Pin Connections – SSOP36–EP (Top View)

Table 1. PIN DESCRIPTION

Pin No. SSOP36-EP	Pin Name	Description	I/О Туре
1	C2P	Switch control capacitor connection	HV in/out
2	C2N	Switch control capacitor connection	HV in/out
3, 12, 17, 26	NC	Not used (to be left floating)	NC
31, 32, 33, 34	SW1y	Power switch to short LED	HV in/out
27, 28, 29, 30	SW2y	Power switch to short LED	HV in/out
4, 5, 6, 7	SW3y	Power switch to short LED	HV in/out
8, 9, 10, 11	SW4y	Power switch to short LED	HV in/out
13	RX	Receive data input (To be tied to GND when not used)	HV60 in
14	ТХ	Transmit data output (To be tied to GND or left floating when not used)	MV out
15, 20	A	M-LVDS IO pins (internally connected; to be shorted to B when not used)	MV in/out
16, 19	В	M-LVDS IO pins (internally connected; to be shorted to A when not used)	MV in/out
18	VBB	Battery supply	HV60 supply
21	GND	Ground	Ground
22	VDD	3V analog and logic supply	LV supply
23	ADC2/ADR	ADC input 2 / Address	LV in
24	ADC1/SCL	ADC input 1 / I2C clock	LV in/out
25	ADC0/SDA	ADC input 0 / I2C data	LV in/out
35	TST	Internal function. To be tied to GND or left floating	HV70 in
36	TST1	Internal function. To be tied to GND	LV in/out
EP	EP	To be tied to GND	Exposed Pad



Figure 2. Application Diagram

Component	Function	Typ. Value	Unit
C1	Cap. for VDD regulator	470	nF
C2	Cap. for switch control	220	nF
C3	VBB decoupling cap.	100	nF
C_SW	VLED decoupling cap.	22	nF
C_LED	VLED decoupling cap.	22	nF
R1	Tx pull-up resistor	100	kΩ
R2	Terminating resistors (only for the first and last device)	100	Ω
CAN	CAN transceiver	NCV7344	
M-LVDS	M–LVDS transceiver	NBA3N206S	
EEPROM	External EEPROM	CAT24C02	
L	Ferrite bead *	600 @ 100 MHz	Ω

Table 2. EXTERNAL COMPONENTS

* It is recommended to place a ferrite bead at VBB net close to a VBB decoupling capacitor for a better electromagnetic immunity.

NOTE: Unused switches to be shorted externally. The switches should be grounded If a full section is not used.

NCV78343



Figure 3. Block Diagram

The NCV78343 supports two communication interfaces: UART and M–LVDS. It is possible to communicate over both interfaces, where the first example uses the UART interface over CAN physical layer as a master bus from the LED Driver Module to the first NCV78343 chip and the M-LVDS bus for local connection between submodules of each functional lights such as high beam, low beam, turn indicator, etc. The second example uses the M-LVDS bus only.



Figure 4. System Architecture using CAN-FD and M-LVDS





NCV78343

The advantage of sharing common heatsink for higher currents can be reached by placement of the NCV78343 together with the LEDs on same PCB (IMS type of board supported). This is not necessary for lower currents or application where the LED string is connected over two NCV78343 devices.



Figure 6. ESD Protection Schematic

Typical Switch Resistance





Typical Switch Section Resistance









NCV78343

Table 3. ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Min	Max	Unit
Battery Supply voltage (Note 1)	V _{BB}	-0.3	60	V
Low voltage supply (Note 2)	V _{DD}	-0.3	3.6	V
High voltage control IO pins (Note 3)	I _{OHV60}	-0.3	60	V
High voltage IO pins (Note 4)	I _{OHV}	-0.3	68	V
Medium voltage IO pins (Note 5)	I _{OMV}	-0.3	6.5	V
Medium voltage IO pins: M-LVDS (Note 6)	IOMV_MLVDS	-1.8	4	V
Low voltage IO pins (Note 7)	I _{OLV}	-0.3	3.6	V
Low voltage supply for switch control: $V2 = C2P - C2N$	V ₂	-0.3	3.6	V
Switch differential voltage (Note 8)	V _{SWxx_DIFF}	-0.3	12	V
Storage Temperature (Note 9)	T _{strg}	-50	150	°C
Electrostatic discharge on component level Human Body Model (Note 10)	V _{ESD_HBM}	-2	+2	kV
Electrostatic discharge on component level Charge Device Model (Note 10)	V _{ESD_CDM}	-500	+500	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Absolute maximum rating for pins: VBB

2. Absolute maximum rating for pins: VDD

3. Absolute maximum rating for pins: RX, TST

4. Absolute maximum rating for pins: C2P, C2N, SWxy for x={4+1} & y={3+0}

5. Absolute maximum rating for pins: TX

6. Absolute maximum rating for pins: A, B

7. Absolute maximum rating for pins: TST1, ADC0/SDA, ADC1/SCL, ADC2/ADR

8. Absolute maximum rating for pins: SWx_(y+1) – SWxy for x={4+1} & y={2+0}

9. For limited time up to 100 hours. Otherwise the max storage temperature is 85°C.

10. This device series incorporates ESD protection and is qualified per AEC-Q100:

ESD Human Body Model Classification level H1C in according to the AEC-Q100-002 Rev-E

ESD Charge Device Model Classification C2b in according to the AEC-Q100-011 Rev-D

Latch – up Current Maximum Rating: ≤100 mA in according to the AEC-Q100-004 Rev-D JEDEC-Class II

Operating ranges define the limits for functional operation and parametric characteristics of the device. A mission profile (Note 11) is a substantial part of the operation conditions; hence the Customer must contact **onsemi** in order to mutually agree in writing on the allowed missions profile(s) in the application.

Table 4. RECOMMENDED OPERATING RANGES

Characteristic	Symbol	Min	Тур	Max	Unit
Battery supply voltage	V _{BB}	4.5		40	V
Switch differential voltage	V _{SW_DIFF}	0		10	V
LED string voltage	V _{STRING}	0		60	V
Buck switch output current	I _{SW}			1.4	А
PXN communication speed	S _{PXN}	125		1000	kbit
Ambient temperature	T _A	-40		125	°C
Junction temperature range (Note 12)	TJ	-40		150	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

11. The circuit functionality is not guaranteed outside the Operating junction temperature range. A mission profile describes the application specific conditions such as, but not limited to, the cumulative operating conditions over life time, the system power dissipation, the system's environmental conditions, the thermal design of the customer's system, the modes, in which the device is operated by the customer, etc.

12. The circuit functionality is not guaranteed outside the junction temperature range. Also please note that the device is verified on bench for operation up to 170 °C but the production test guarantees 150 °C only.

Table 5. THERMAL RESISTANCE

Characteristic	Package	Symbol	Min	Тур	Max	Unit
Thermal resistance junction to exposed pad (Note 13)	SSOP36-EP	Rthjp		3.5		°C/W

13. Includes also typical solder thickness under the Exposed Pad (EP).

NCV78343

ELECTRICAL CHARACTERISTICS

NOTE: All Min and Max parameters are guaranteed over full junction temperature (T_{JP}) range (-40 °C; 150 °C), unless otherwise specified.

Table 6. CURRENT CONSUMPTION

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
The VBB current consumption	I_VBB			19	25	mA
The VBB current consumption UART only device	I_VBB_M-LVDS_ OFF	M-LVDS off; OTP bit M-LVDS_OFF = '1'		6.5	10	mA

Table 7. OSC20M: SYSTEM OSCILLATOR CLOCK

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
Oscillator output frequency (trimmed)	OSC_CLK		18.2	20	21.8	MHz
Oscillator duty cycle	OSC_DC		30	50	70	%

Table 8. VDD: 3.45V LOW VOLTAGE ANALOG AND DIGITAL SUPPLY

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
VDD regulator output voltage	VDD	VBB > 4.5 V	3.15	3.45	3.6	V
VDD regulator current limitation	VDD_ILIM	VBB > 4.5 V	40		300	mA
OUT_OFF_REG comparator voltage	V_OUT_OF_REG		2.7		3.45	V
VDD POR threshold, VDD rising	POR3V_H		2.7		2.95	V
VDD POR threshold, VDD falling	POR3V_L		2.5		2.75	V
VDD POR hysteresis	POR3V_HYST		0.1	0.2	0.3	V
VBB POR threshold, VBB rising	POR_VBB_H		3.8		4.3	V
VBB POR threshold, VBB falling	POR_VBB_L		3.7		4.2	V
VBB POR hysteresis	POR_VBB_HST		0.05	0.1	0.25	V
OTP UV comparator threshold (VBB pin)	OTP_UV		12.5		15	V
VBB supply during the OTP zapping	VBB_ZAP		15		30	V
VBB current limitation for OTP zapping	IBAT_ZAPP		85			mA

Table 9. SWITCH CONTROL

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
V(C2) under voltage threshold, V(C2) rising	CCH _UVH		2.65	2.75	2.85	V
V(C2) under voltage threshold, V(C2) falling	CCH_UVL		2.6	2.72	2.85	V
Current from VBB to charge C2 capacitor	CCH_IBB		2		15	mA
Current limitation from VDD (during start-up)	CCH_ILIM_RST		6	12	20	mA
Current limitation from VDD	CCH_ILIM		8	12	16	mA
Voltage drop between VDD and V(C2)	CCH_VDROP			120	270	mV
V(C2) voltage after recharge CCH_V2 = VDD - CCH_VDROP	CCH_V2			3.33		V
Switch OFF time	SOF_TRISE	5 mA, without decoupling capacitor	1.5	1.6	2.5	μs
Switch gate voltage detection threshold	SOF_VTH_A	At ambient temperature	0.4	0.8	1.6	V
Switch gate voltage detection threshold	SOF_VTH_C	At cold temperature	0.9	1.3	1.7	V
Switch gate voltage detection threshold	SOF_VTH_H	At hot temperature	0.2	0.8	1.2	V
Switch Short detection voltage threshold	SSH_VTH		0.35		1	V
Switch Overvoltage detection threshold	SOV_TH		10		13.5	V

Table 10. PIXEL SWITCHES

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
RON from SWx3 to SWx0 pin (3 switches)	SW_3R	At ambient		0.43	1.1	Ω
RON from SWxy to SWx(y-1) pin (1 switch)	SW_1R	At ambient		0.2	0.6	Ω
Current from SWxy pin to GND (see Figure 9)	SW_IGND		40	53	70	μA

Table 11. ADC FOR MEASURING VBB, VDD, VLED, TEMP, ADC_X

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
ADC Resolution	ADC_RES			8		Bits
Integral Non-linearity (INL)	ADC_INL	Best fitting straight line method	-1.5		+1.5	LSB
Differential Non-linearity (DNL)	ADC_DNL	Best fitting straight line method	-2.0		+2.0	LSB
Full path gain error	ADC_GE	VBB, VDD measurements	-3.25		3.25	%
Offset at output of ADC	ADC_OFFSET	VBB, VDD measurements	-2		2	LSB
Time for 1 SAR conversion	ADC_CONV		6.67	8	10	μs
ADC full scale for VBB measurement	ADC_VBB		33.5	35	36.5	V
ADC full scale for VDD measurement	ADC_VDD		3.87	4	4.13	V
ADC full scale for VLED measurement	ADC_VLED		63.6	66.1	68.6	V
ADC full scale for ADCx measurement	ADC_ADCx		1.175	1.205	1.235	V
ADCx input current	I_ADCx		0.3	1	1.7	μA
TSD threshold level	ADC_TSD	ADC measurement of junction temperature	163	170	177	°C
Accuracy of temperature meas at hot	ADC_TEMP_ACC_HOT	T = 155 °C	-7		7	°C
Accuracy of temperature meas at cold	ADC_TEMP_ACC_COLD	T = -40 °C	-15		15	°C

Table 12. GND LOSS DETECTION

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
GND loss comparator threshold; both edges	GNDLOSS_THR		100	120	160	mV
GND loss comparator delay; both falling and rising edge	GNDLOSS_DEL			800	1200	ns

Table 13. UART INTERFACE: RX, TX

Characteristic	Symbol	Conditions	Min	Тур	Мах	Unit
High-level input voltage	RX_VIH		2			V
Low-level input voltage	RX_VIL				0.8	V
Input voltage hysteresis	RX_VIhyst		100	200	400	mV
Input pull-down resistance	RX_RPULL		40		160	kΩ
High-level output voltage	ТХ_VOH	I _{LOAD} = -3mA	2.1		VDD or external pull-up voltage	V
Low-level output voltage	TX_VOL	I _{LOAD} = 3mA			0.4	V
TX pin leakage current in HiZ	TX_ILEAK		-1		1	μA
TX pin capacitance	TX_C			5		pF
Propagation delay	TX_DL_50pF	C _{LOAD} up to 50 pF			40	ns
Propagation delay	TX_DL_200pF	C _{LOAD} up to 200 pF			150	ns

NCV78343

Table 14. M-LVDS INTERFACE: A, B

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
Differential output voltage magnitude	M-LVDS_TX_VAB	Rload_A-B = 49.9 Ω ±1% Vtest = from -1 V to 3.4 V	480		650	mV
Change in Differential output voltage magnitude between logic states	M-LVDS_TX_DVAB	Rload_A-B = 49.9 Ω ±1% Vtest = from -1 V to 3.4 V	-50		50	mV
Steady state common mode output voltage	M-LVDS_TX_VOS	Rload_A-B = 49.9 $\Omega \pm 1\%$	1	1.2	1.4	V
Change in Steady state common mode output voltage between logic states	M-LVDS_TX_DVOS	Rload_A-B = 49.9 $\Omega \pm 1\%$	-50		50	mV
Peak-to-peak common-mode output voltage	M-LVDS_TX_VOSPP	Rload_A-B = 49.9 $\Omega \pm 1\%$			150	mV
Maximum steady-state open-circuit output voltage	M-LVDS_TX_VOC	Rload \geq 1.62 k Ω	1.9		2.28	V
Short-circuit output current magnitude	M-LVDS_TX_IOS	Vtest = from -1 V to 3.4 V			43	mA
Voltage overshoot, low-to-high level output	M-LVDS_TX_VPH	VSS = 2·VAB			1.2	VSS
Voltage overshoot, high-to-low level output	M-LVDS_TX_VPL	VSS = 2·VAB	-0.2			VSS
Differential Output rise and fall times	M-LVDS_TX_TE			5	12	ns
Transmitter Propagation delay	M-LVDS_TX_TP		5	10	20	ns
Positive-going Differential Input voltage Threshold for BUS common mode <0; 3.8> V	M-LVDS_RX_VITP				150	mV
Positive-going Differential Input voltage Threshold for BUS common mode <-1.4; 0> V	M-LVDS_RX_VITP_NCMM				160	mV
Negative-going Differential Input voltage Threshold for BUS common mode <0; 3.8> V	M-LVDS_RX_VITN		50			mV
Negative-going Differential Input voltage Threshold for BUS common mode <-1.4; 0> V	M-LVDS_RX _VITN_NCMM		60			mV
Receiver Propagation delay	M-LVDS_RX_TP		20	40	60	ns
A or B pin capacitance	M-LVDS_C			5		pF
Transceiver input current in high impedance state (range 1)	M-LVDS_IOZ_1	$0 V \le (VA \text{ or } VB) \le 2.4 V,$ other output at 1.2 V, transmitter in HiZ	-20		20	μA
Transceiver input current in high impedance state (range 2)	M-LVDS_IOZ_2	$ \begin{array}{l} -1.4 \ V \leq (VA \ or \ VB) \leq 0 \ V \\ or \\ 2.4 \ V \leq (VA \ or \ VB) \leq 3.8 \ V, \\ other \ output \ at \ 1.2V, \\ transmitter \ in \ HiZ \end{array} $	-32		32	μΑ

Table 15. I2C INTERFACE: SDA, SCL

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
High-level input voltage	I2C_VIH		0.7			VDD
Low-level input voltage	I2C_VIL				0.3	VDD
Input voltage hysteresis	I2C_VIhyst		300		700	mV
Low-level output voltage	I2C_VOL				0.4	V
High-level output voltage	I2C_VOH	I _{LOAD} = -3 mA		VDD-0.1		V
SDA or SCL pin capacitance	I2C_C	I _{LOAD} = 3 mA		5		pF
SCL to SDA and SDA to SCL propagation delay, both edges	I2C_DL		5		60	ns

DETAILED OPERATING AND PIN DESCRIPTION

SUPPLY CONCEPT IN GENERAL

Low operating voltages become more and more required due to the growing use of start stop systems. In order to respond to this necessity, the NCV78343 is designed to support power–up starting from VBB = 4.5 V.



Figure 10. Power-up Sequence

A specific power–up and power–down sequences are shown in the Figure 20 and Figure 21.

There is no special circuit to disable switches in case of VBB power supply disconnection. The gate of the switch is discharged by SW–OFF circuit in case the VBB–LOW threshold is crossed. The gate of the switch is discharged by leakage currents when the supply is suddenly lost. Because of low leakage currents, the switch may stay enabled for a few seconds after power lost. Possible temperature rise speeds up opening the switch by higher leakage current.

VDD Supply

The VDD supply is the low voltage digital and analog supply for the chip, which is powered from VBB. VDD is supplying the internal analog and digital circuits as well as external components like I2C EEPROM and resistor divider on ADC inputs. The POR–circuit is monitoring both the VBB and VDD voltages.

VLED Supply

If the device is running but the LED current source is disconnected, the LEDs can light up because of the bias currents flowing through pins of the switches. Up to $180 \,\mu\text{A}$ (typical) from switch current source may cause the bottom-most LED to shine. If needed, resistors can be connected in parallel to the switches to avoid undesired LED lighting (typically $10 \,\text{k}\Omega$).

INTERNAL CLOCK GENERATION

The clocks are fully internally generated without the need for any trimming by the user. The accuracy is guaranteed under all operating conditions and independent of external component selection.

OSC20M Clock

The OSC20M clock is the system clock. All the internal timings as well as the internal PWM unit depend on OSC20M accuracy.

Communication Clock

The internal clock is also used for oversampling of UART incoming frame and I2C EEPROM, so there is no need for any external clock.

DIMMING CONTROLLER

Internal (built-in) dimming controller allows change of light intensity of individual LEDs in LED string by means of digital (PWM) dimming.

Dimming Control Parameters

The dimming for all switches is controlled from 1 common 10-bit counter. The ON and OFF events are programmable per channel, each with a 10 bit counter value.

100% duty cycle is generated when ON time is set to min. value (0) and OFF time is set to max value (1023).

0% duty cycle is generated when ON time is equal to OFF time. When more than one 0% or 100% duty cycle is required, the TR (transition) slots must be used.

The dimming frequency is the DIMCLK frequency divided by 1024. The T_{DIMCLK} is the duration of one PWM tick. The duration of one PWM period is T_{PWM} . The required time for one switch ON sequence is T_{SW_SEQ} . The ratio of T_{SW_SEQ} and T_{DIMCLK} results in number of PWM ticks required for one switch ON sequence. The number of slots available for each DIMCLK is 1024 divided by the ratio. The recommended time for TR slots and recommended step between each switch ON request is shown in Table 43. When the TR slot technique is used, the ON values should not be set within this period.

Dimming Mode

The NCV78343 incorporates two modes of operation – ON/OFF dimming mode and direct mode.

- **ON/OFF mode** the NCV78343 controls the dimming duty cycle and phase shift for each switch individually. The time of ON event is set by means of <ONx[9:0]> register and the time of OFF event is set by means of <OFFx[9:0]> register.
- **Direct mode** in addition to ON/OFF dimming mode, the state of the switches can be controlled directly by means of <SWx> register.

NCV78343



Figure 11. Dimming Operation (dimming ON/OFF event)

Dimming Transition Vector Insertion

Transition vectors are required in case of pattern changes (update of dimming settings) for avoiding multiple switching events at the same time and minimizing brightness error.

Fully closed switch (100% duty cycle) requires ON event equal to 0. It can happen that such switch ON event is required on more switches at the same time, which is not allowed. Therefore a transition slot technique is used for consecutive activation of those switches (which need to be changed to 100% duty cycle). When overlapping multiple switch ON events are invoked despite this, the <DIMERR> error is raised. When overlapping switch OFF events occur, the <DIMWARN> status bit is set and processing of this pattern continues. However, multiple switch OFF events may cause large LED string voltage changes.

Transition vector inserts additional transition either ON or OFF event at the beginning of next PWM period (in transition slots space). This helps to reduce brightness error significantly and the duty cycle is affected only in one period. The error is proportionate to duration of transition slot.

Pattern is updated when common PWM counter overflows and <MAPENA> = '1' (see Table 64) is set.

The NCV78343 contains 12 channels, so with unique settings of $\langle TRx[3:0] \rangle$ for each switch 12 different Transient Vector values are needed in the worst case ("0x0" to "0xB"). When $\langle TRx[3:0] \rangle = '0xC'$, '0xD', '0xE' or '0xF', the $\langle TRx[3:0] \rangle$ is ignored and transition vectors are not applied. In this case the switch status from previous PWM period is kept unchanged until next ON or OFF event into opposite direction.

PWM dimming clock

Selection of internal dimming clock is done by means of <DIMFREQ[4:0]> register, which shall be used to select dimming frequencies in range of 125 kHz to 1 MHz (see Table 43. PWM Frequency Settings).

SWITCH CONFIGURATIONS

The 12 integrated switches are typically organized as 12×1 switch of 1.4 A, but can be organized in 6×2 switches in parallel to offer 6×1 switch of 2.8 A. Examples of switch configurations are shown in Figure 12.

Selection of the switch configuration is done by <CONF_SEL[2:0]> register. Detailed information about switch configuration is available in Table 16.

CONF_SEL [2:0]	Conf. Code Name	Description
000	1, 2, 3, 4	$12 \times PWM$ channels
001	1+2, 3, 4	9 \times PWM channels (PWM 1=2)
010	1+2, 3+4	$6 \times PWM$ channels (PWM 1=2 & 3=4)
011	1, 2+3, 4	9 \times PWM channels (PWM 2=3)
100	1, 2, 3+4	9 \times PWM channels (PWM 3=4)
101	1+4, 2+3	$6 \times PWM$ channels (PWM 1=4 & 2=3)
110	1+4, 2, 3	9 \times PWM channels (PWM 1=4)
111	1, 2, 3, 4.	Same as 0000, 12 \times PWM channels

Table 16. SWITCH CONFIGURATIONS

NCV78343

In case of configurations with $2\times$ current, PWM signals of sections with higher index are controlled with PWM signals from lower index section. For example in case of

configuration "101", the PWM signals of section 1 is controlling section 4; control signals of section 2 is controlling section 3.



Figure 12. Example of Switch Configurations

Parallel combination is used where the I_{DR} current exceeds maximum switch current 1.4 A. This is not for use in redundant applications.

The following consequence must be taken into account when using parallel switches:

The OTP safe–state bits should be zapped to "0" to avoid sequentially switching ON which might cause that the higher current will flow through one switch.

Analog Input

The analog input AIN is an input channel that can be used for different types of measurements, like e.g. LED temperature or battery voltage. The converted voltage is calculated with the following formula:

$$V_{ADC_x} = ADC_RES_{X_{[7:0]}} \cdot \frac{1.205}{255} [V]$$
 (eq. 1)

where

ADC_RES_X is saved in register 0x11





Figure 13. OPEN, SHORT and FAIL Status Detection Timing

Following the figure above, the OPEN and SHORT flags are detected only during the switch OFF state. The On/Off Failed flag detection is triggered by the transition between the switch ON and the switch OFF event. The SHORT and On/Off Failed status flags are cleared upon a successful read out of register 0x0F. Due to this behavior and the diagram above, the read status might alternate between the SHORT and On/Off Failed, following the duty cycle of the specific switch. When the buck current is disabled, the device reports SHORT status for all switches.



NOTE: MAPENA DIRECT means writing into REG 0x00. MAPENA PWM means either writing into REG 0x0D or sending CF15.

Figure 14. Normal Mode State Machine

Pixel Light Network

The PXN is a proprietary network technology developed primarily for communication with and within the LED matrix head light system (see Figure 15).

The LED matrix head light system may incorporate a various number of sub-systems interconnected using PXN technology. The connection of such sub-system to a local network is realized using M-LVDS physical interface and a twisted-pair cable. Termination is required at both ends of the twisted-pair cable. Nominally, it is 100 Ω across the pair. Transmitter on the bus sees both termination resistors in parallel, thus the nominal bus load is actually 50 Ω .

The LED matrix head light system can be integrated into a superior system through an optional physical interface, e.g. differential low speed CAN. The choice of the external physical interface is application specific.

The PXN protocol for communication over PXN is based on UART communication standard, i.e. one start bit, 8 data bits (LSB first), one stop bit, no parity bit.

Rx pin is 5 V tolerant and has CMOS compatible threshold levels. External pull-up resistor is required on Tx pin.



Figure 15. PXN Topology Inside LED Matrix Head Light System

Table 17. THE UAF	T SIGNAL LEVELS	TRANSFERRED T	O M-LVDS BUS

UART RX Input Pin	M-LVDS Differential Voltage A-B	UART TX Output Pin
LOW	POSITIVE (A–B > 150 mV)	LOW
HIGH	NEGATIVE (A–B < 50 mV; in M–LVDS push–pull mode; valid for repeater–slave)	HIGH

The table above must be taken into account when using only M–LVDS slaves cluster. The master MCU generates UART signal, which is connected to the M–LVDS transceiver, where the A and B pins are connected to the A and B pins on the devices. Since the M–LVDS signal is inverted to the UART signal, there must be placed an invertor on the Tx pin from the MCU to M–LVDS transceiver and another invertor on the Rx pin from the M–LVDS transceiver to the MCU.

PXN Switch

The PXN switch is responsible for PXN frame routing within a particular PXN node connected to network.

PXN Media Access Layer

The MAC layer is responsible for a PXN frame composition on a transmitting side, the PXN frame decomposition on a receiving side, a transmission of composed PXN frames, a reception of PXN frames and PXN network error detection and confinement.

PXN Frame

A message is transferred over PXN bus in a form of PXN frame, which is depicted in Figure 16. The PXN protocol for communication over PXN is based on UART communication standard, i.e. one start bit, 8 data bits (LSB first), one stop bit, no parity bit.

The PXN frame consists of a header and a response. The header is always transmitted by PXN master while the response can either be transmitted by master, in case of write frames or by slave, in case of read frames. The header and the response are separated by in-frame response space.

The header consists of a BREAK field (logic 0 for a certain time), a SYNC field (0x55 byte) and two protected identifiers PID1 and PID2. The response consists of an arbitrary number of DATA bytes within a range from 1 to 12 followed by CRC. The particular bytes are separated by inter-byte space. Minimal delay of 1 Tbit is required before starting new PXN frame. The minimum length for the BREAK field is 13 Tbits (52 µs for the default

NCV78343

communication speed 250 kbps). The BREAK field stop bit (BREAK field delimiter) is minimum 1 Tbit and maximum according to the selected watchdog time. If the device is not responding through the repeater–slave, the extended break (26 Tbits) can be required to recover communication to slave devices. Such case can occur when Read frame is addressed non assigned address. In case of only M–LVDS slave cluster, the DE pin on the M–LVDS transceiver (e.g. NBA3N206S) must be set LOW within 1 Tbit after the Header part to allow device response.

The PXN protocol supports two frame types:

- configuration frame
- register bank frame





PXN Configuration Frame

The configuration PXN frame allows activation and monitoring of selected configuration service.

Table 18. PXN CONFIGURATION FRAME

		Contents							
		Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit
Byte	Name	1	D	n	4	3	2		U
0	PID1	Р	1	1	SA[4:0]				
1	PID2	Р	0	0	CSID[4:0]				
213	DATAx		DATA[7:0] 011						
3	CRC				CRC	[7:0]			

PID1:

Р	odd parity bit
SA [4:0]	5-bit slave node address

PID2:

Р	odd parity bit
CSID[4:0]	5-bit configuration service identifier
DATAx[7:0]	8-bit data, from 1 up to 12 data bytes supported
CRC[7:0]	8-bit CRC

PXN Register Bank Frame

The register bank PXN frame provides an access, both read or write to selected register(s) of internal register bank.

Table	19.	PXN	REGISTER	BANK	FRAME
IUNIC				BAILIN	

			Contents											
Byte	Namo	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
Dyte	Name													
0	PID1	Р	FT[1:0]	SA[4:0]									
1	PID2	Р	BC[1:0]		R	BA[4:	0]						
213	DATAx			DA	ATA[7:	0] 0	11							
3	CRC				CRC	[7:0]								

PID1:

P odd parity bit

FT [1:0]	2-bit frame type:
	"00" – read frame
	"01" – write frame to address node only
	"10" – write frame to all nodes (broadcast)
SA [4:0]	5-bit slave node address
PID2:	
Р	odd parity bit
BC[1:0]	2-bit byte count
RBA[4:0]	5-bit register bank address
DATAx[7:0]	8-bit data, from 1 up to 12 data bytes supported
CBC[7:0]	8-bit CBC

PXN Register Bank Frame Matched by Length

The PXN network supports devices with different logical organization of internal register bank. The following logical organizations of register bank are supported:

TYPE1	 – up to 32x24 bits
TYPE2	 – up to 32x16 bits
TYPE3	- up to 32x8 bits

Each of types above has predefined number of data bytes for given PID2.BC parameter in case PID1.FT="10" (broadcast frame).

Table 20. BROADCAST PXN FRAME DATA BYTE COUNT

	Data Byte Count												
PID2.BC[1:0]	TYPE1	TYPE2	TYPE3										
0x0	3	2	1										
0x1	6	4	5										
0x2	9	8	7										
0x3	12	10	11										

The NCV78343 supports only the TYPE1 register bank organization, since each register bank consists of 3 bytes.

This means that it is possible to read/write up to 4 registers in one frame, which can be for example used to write ON/OFF times for all 12 switches in only 3 PXN frames.

PXN Error Detection

The PXN network supports detection of these errors:

- frame error
- timeout error
- synchronization error
- local communication error
- global communication error

PXN Application Layer

List of supported configuration services:

Table 21. CONFIGURATION SERVICES

Configurat Service	tion	Configuration Frame								
Name	Code	Name	CSID	Туре	Description					
Identification	0	CF0	0x00	R	Slave Identification					
		CF1	0x01	w	Write data to ext. I2C EEPROM					
Ext. EEPROM	1	CF2	0x02	w	Request data from ext. I2C EEPROM					
		CF3	CF3 0x03 F		Read Data from ext. I2C EEPROM					
Auto_addres		CF4	0x04	w	Enable/disable auto- addressing mode					
sing	2	CF5	0x05	W	Assign address					
		CF6	0x06	R	OP mode status					
PXN mode	3	CF7	0x07	w	Slave/repeater-slave PXN mode selection					
		CF8	0x08	R	Read PXN mode status					
		CF9	0x09	W	Write data to OTP					
ОТР	4	CF10	0x0A	w	Request data from OTP					
		CF11	0x0B	R	Read data from OTP					
UART	5	CF12	0x0C	w	Set UART communication speed					
		CF13	0x0D	W	Switch to normal mode					
System	6	CF14	0x0E	W	Reset system					
	-	CF15	0x0F	w	Trigger MAPENA and/ or CNTRST					

List of supported register bank access:

Table 22. REGISTER BANK ACCESS

Configurat Service	tion		Configuration Frame							
Name	Code	Name	Access Type	Description						
DeedAtrite	0	WF1	Read	Write register bank						
Read/write	0	RF1	Write	Read register bank						

PXN Communication Modes

The PXN node can operate in one of the two communication modes:

- slave mode
- repeater-slave mode

Depending on the mode selected, the PXN switch is configured to route the PXN frames the respective way. The repeater–slave device works as a bridge between UART bus and M–LVDS bus. It forwards frames from UART to M–LVDS and back from M–LVDS to UART when reading from a slave device.

Addressing Options

- It is possible to set a device address in 3 different ways:
- Multi-level address pin
- Auto-addressing procedure
- OTP node address bits

Addressing using OTP memory is recommended for final application. Some of the other device parameters are saved in memory as well, which speeds up device setup after each power–on.

Multi-level Address Pin

The PXN node address can be determined by connecting ADC2/ADR input to a voltage divider. The voltage divider, represented by resistors R1 and R2 are supplied from regulated 3.3 V VDD supply. The voltage space is divided into 10 ranges where only 8 of them are associated with valid address. The corresponding thresholds are calculated as follows:

PXN	Resisto	r Divider	ADC	2/VDD
Addr	R1 (kΩ)	R2 (kΩ)	min. (–)	max. (-)
7	91	27	0.75	0.79
6	68	15	0.59	0.63
5	91	15	0.46	0.49
4	82	10	0.35	0.38
3	91	8.2	0.27	0.29
2	51	3.3	0.20	0.21
1	82	3.6	0.14	0.15
0	51	1.3	0.08	0.09

Table 23. MULTI-LEVEL ADDRESS PIN

In case of valid address the node can process both the addressed and the broadcast frames. In case of invalid address the node can process the broadcast frames only.



Figure 17. Voltage divided connected to ADC2/ADR Pin

The Multi-level addressing procedure requires stable voltage level at ADC2/ADR pin in 200 μ s after POR. If the application cannot ensure this time, please follow the

Multi-level addressing procedure with long time delay recommendation in Application notes. If the Multi-level addressing is successful, a device stays in the OTP config mode (see Figure 23).

Auto-addressing Procedure

Regardless the node address assigned after the measurement of ADC2/ADR multi-level input, the auto-addressing procedure can still be invoked using the auto-address enable PXN frame. The auto-addressing is enabled/disabled on the PXN node upon receiving CF4 PXN configuration frame. The CF4 frame is accepted in the OTP_CONFIG mode only (see Table 53).

The PXN node address, when auto-addressing is enabled is assigned upon receiving CF5 PXN configuration frame. The CF5 frame is accepted in AUTO_ADDR mode only (see Table 54).

The auto-addressing procedure is described in the APPLICATION RELATED INFORMATION section.

OTP Node Address

The OTP node address can be zapped by customer at EoL (End of Line) after the PXN node address was determined either by means of multi-level address pin measurement or by means of auto-addressing procedure. The value of OTP node address and OTP bank lock bit is obtained each time the PXN node is powered up and the custom OTP bank is read out. Loading of other device settings from OTP memory speeds up device setup after power-on. OTP memory zapping is necessary to fulfil ASIL B safety requirements.

PXN Communication Speed

The PXN node can communicate at following speed:

- -125 kb/s
- 250 kb/s (default)
- 500 kb/s
- -1 Mb/s

Communication speed is changed upon receiving CF12 PXN communication frame in OTP_CONFIG, AUTO ADDR and NORMAL modes only (see Table 61).

OTP Bank – Custom Data

The custom OTP bank is typically zapped by customer at EOL and stored values are used for system operation customization.

Table 24. OTP BANK

OTP#	OTP Name
0	OTP lock bit
1	OTP node address lock bit
2	OTP node address bit 0
3	OTP node address bit 1
4	OTP node address bit 2
5	OTP node address bit 3
6	OTP node address bit 4
7	Fail safe state lock bit

8	Fail safe state of LEDs in string 1
9	Fail safe state of LEDs in string 2
10	Fail safe state of LEDs in string 3
11	Fail safe state of LEDs in string 4
12	PXN lock bit
13	Mode (slave/repeater-slave)
14	Communication speed bit 0
15	Communication speed bit 1
16	Global bit error detection disable
17	M-LVDS OFF
18	UART OFF
19	EEPROM lock bit (write protect)
20	CRC bit0
21	CRC bit1
22	CRC bit2
23	CRC bit3
24	CRC bit4
25	CRC bit5
26	CRC bit6

<<u>OTP_LOCK_BIT></u> – custom OTP bank general lock bit. When zapped, any further zapping attempt of custom OTP bank is declined.

<u><OTP_NODE_ADDR_LOCK_BIT></u> – PXN node address lock bit. When zapped, any further zapping attempt of <OTP_NODE_ADDR> bits of custom OTP bank is declined.

<u><OTP_NODE_ADDR [4:0]></u> – 5-bit PXN node address. This address is taken into account only when the <OTP_NODE_ADDR_LOCK_BIT> is zapped.

<FAIL_SAFE_STATE_LOCK_BIT> – fail safe state of LED string lock bit. When zapped, any further zapping attempt of <FAIL_SAFE_STATE_LED_STRINGx> bits of custom OTP bank is declined.

 \leq FAIL_SAFE_STATE_LED_STRINGx> – state of the LED string x, x={1,2,3,4}, in case one of the following conditions is detected:

- NORMAL mode is entered or
- Timeout error occurred

The bits set directly the switch state. The fail safe state is taken into account only when

<FAIL SAFE STATE LOCK BIT> is zapped.

<u><PXN_LOCK_BIT></u> – PXN settings lock bit. When zapped, any further zapping attempt of PXN settings related bits of custom OTP bank is declined.

<u><PXN_MODE></u> – PXN communication mode selection bit. Set '0' for slave mode and '1' for repeater–slave mode. The mode selection is taken into account only when the <PXN_LOCK_BIT> is set and the CRC is correct. <PXN_COMMUNICATION_SPEED [1:0]> - 2-bit PXN communication speed selection bit. The communication speed selection is taken into account only when the <PXN_LOCK_BIT> is set and the CRC is correct.

COMMUNICATION_SPEED[1:0] OTP Setting	PXN Communication Speed [kb/s]
0x0	125
0x1	250
0x2	500
0x3	1000

Table 25. PXN COMMUNICATION SPEED

The default communication speed, when the <PXN LOCK BIT> is not zapped is 250 kbps.

<GLOBAL BIT ERR DTC DIS> – global bit error detection disable. In case the global bit error detection is enabled (<GLOBAL_BIT_ERR_DTC_DIS> is not zapped) the data transmitted on chip's TX output must be echoed back into chip's RX input. There are two ways to generate the TX echo. Either it can be ensured by a CAN transceiver connected between a chip and an MCU on UART bus or it can be generated by the MCU itself. When the echo is not present, chip stops transmitting and will wait for new incoming frame. When more than one device is present on the UART bus, the repeater-slave will always report <PXN GLOBAL COMM ERR> bit when reading from another device on the UART bus. In case the global bit error detection is disabled, the reading from an address not assigned to a physical device will block the further operation of the repeater-slave device. Such device must be unplugged from a battery voltage in order to make it operational again. The global bit error detection is enabled by default.

The device configured to act as a PXN repeater-slave shall always have the global bit error detection enabled, i.e. <GLOBAL_BIT_ERR_DTC_DIS> shall be not zapped. The setting of <GLOBAL_BIT_ERR_DTC_DIS> bit does not affect the communication over M-LVDS bus. The <GLOBAL_BIT_ERR_DTC_DIS> bit is taken into account only when the <PXN_LOCK_BIT> is set and the CRC is correct.

<u><UART_OFF></u> – UART interface disable. The <UART_OFF> selection is taken into account only when the <PXN_LOCK_BIT> is set and the CRC is correct.

<u><M-LVDS_OFF></u> - M-LVDS interface disable. The <M-LVDS_OFF> selection is taken into account only when the <PXN_LOCK_BIT> is set and the CRC is correct. Unused M-LVDS transceiver can be disabled to reduce current consumption by 12.5 mA (typical).

<u><EEPROM_LOCK_BIT></u> – external EEPROM lock bit. The EEPROM lock bit acts as an EEPROM write protection. When zapped, any further write attempts to external EEPROM is declined.

OTP Memory Zapping

The OTP zapping process is one-time programming process during which the OTP memory is written. This process cannot be undone. The OTP zapping is possible only in the OTP config mode. To ensure correct OTP zapping, the VBB voltage must be in range of 16 to 30 V with the current capability at least 85 mA during the OTP zapping process. The OTP memory zapping should be done at the EoL to fulfil the ASIL B requirements.

External MCU can read content of OTP memory. To do this, device must first receive CF10 PXN configuration frame followed by CF11 PXN configuration frame. This process is similar to reading from external I2C EEPROM.

Operating Modes

The PXN node can operate in following modes:

- OTP Config mode
- Auto-addressing mode
- Normal Direct mode
- Normal PWM mode
- Normal Fail-safe OTP mode
- Normal Fail-safe OPEN mode
- NO CRC Direct mode
- NO_CRC PWM mode
- Fail-safe OTP mode
- Fail-safe OPEN mode

<u>OTP Config mode</u> – the chip enters this mode under the following circumstances: when the OTPs are not zapped and the voltage divider at ADR pin is in a valid range, or the OTPs are zapped but the OTP CRC BANK2 is wrong, or after successful auto-addressing process. Please see the following flow diagram 'Flow chart after POR' in the Application notes.

Chip with non-zapped OTP memory starts with both UART and M-LVDS interfaces enabled. To determine which one will be used, there is a 60 ms timer (typical) that starts once device enters OTP Config mode. After timer elapses, chip reads state of UART RX pin to determine if UART bus should remain enabled (RX pulled high) or disabled (RX pulled low). During this period, M-LVDS devices might be unable to communicate if their UART RX pin is pulled low. Timer can be stopped before elapsing by leaving OTP Config mode, typically by receiving CF13.

<u>Auto-addressing mode</u> – when the chip receives CF4 (see Table 53) configuration frame.

<u>Normal Direct/PWM mode</u> – this is the normal working mode, the chip enters this mode after the POR when the OTPs are zapped and the CRC is correct. Direct means that the switches are controlled directly by writing to the register 0x00. The PWM means that the switches are controlled by the PWM by writing ON and OFF values and sending CF15 (see Table 64).

<u>NO_CRC Direct/PWM mode</u> – the device enters the NO_CRC mode after receiving CF13 (see Table 62) in the OTP Config mode. The functionality of NO_CRC Direct and PWM modes is same as Normal Direct and Normal PWM modes. NO_CRC prefix means that the device detected invalid CRC in OTP memory bank 2 during power on, most likely because OTP memory is not written.

Please note that only device with written OTP memory achieves ASIL B safety rating.

<u>Fail-safe OTP mode</u> – when this fail-safe state is entered after watchdog timeout, OTP fail-safe data are loaded and applied on switches. Chip also enters this mode after DIMERR. To leave this mode, clear TIMEOUT or DIMERR flags set in register 0x10.

<u>Fail-safe OPEN mode</u> – this is the fail-safe state when the switches are automatically open under the following circumstances: TSD or CAP_UV or VBB_LOW appears. To leave this mode, please read out the register 0x10.

EEPROM

The external I2C EEPROM can be connected to SDO and SCL pins and supplied from the VDD net.

The PXN node writes data to EEPROM upon receiving CF1 PXN configuration frame (see Table 50). The PXN

node reads data from EEPROM upon receiving CF2 PXN configuration frame (see Table 51). The EEPROM data are stored in the internal buffer.

The PXN node provides the data, previously read from the EEPROM and stored in the internal buffer upon receiving CF3 configuration frame (see table 52). The EEPROM address is valid for "1010" + <EESA>.

The write and read operations are shown in the application notes chapter (EEPROM write and read operations).

Cyclic Redundancy Check

All PXN frames are covered by an 8-bit CRC, where the polynomial is 0x83 (Koopman's notation; $x^{8}+x^{2}+x^{1}+1$) with 0xFF seed. The input bytes are bit swapped and LSB first. The CRC is calculated over PID1, PID2 and DATAx bytes.

The OTP bank 2 is covered by a 7-bit CRC, where the polynomial is 0x5B (Koopman's notation; $x^7+x^5+x^4+x^2+x^1+1$) with 0x7F seed. The input is MSB first. The CRC is calculated over bits 0–19.

The code examples for both CRCs are shown in the APPLICATION RELATED INFORMATION chapter.

Table 26. PXN REGISTER BANK ADDRESS MAP

													BIT												
		23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					BY	TE2						BYTE1 BYTE					ГЕО								
Address	Access	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0x0	R/W	SERVIC	CE=0x0	1	1	-	-	-	-	-	1	-	I	SW12	SW11	SW10	SW9	SW8	SW7	SW6	SW5	SW4	SW3	SW2	SW1
		SERVIC	CE=0x1	-	-	-	-	-	-	-	I	-	-	-	-	-	-	-	1	-	-		SW_	SEL	
		SERVIC	CE=0x2										R	ESERVEI	D_1										
		SERVIC	CE=0x3									-	R	ESERVEI	D_2										
0x1	R/W					C	DN1									OFF	I						TF	R1	
0x2	R/W					C	DN2									OFF2	2						TF	32	
0x3	R/W					C	DN3									OFF	3						TF	3	
0x4	R/W					(DN4									OFF4	1						TF	} 4	
0x5	R/W					0	DN5						OFF5							TR5					
0x6	R/W					(DN6					OFF6							TR6						
0x7	R/W					(DN7					OFF7							TR7						
0x8	R/W					(DN8					OFF8						TR8							
0x9	R/W					(DN9						OFF9						TR9						
0xA	R/W					0	N10									OFF1	0					TR10			
0xB	R/W					C	N11						OFF11							TR11					
0xC	R/W					0	N12									OFF1	2						TR	12	
0xD	R/W	-	-	-	-	-	-	-	-			Т	W_CODE	[7:0]				-	-	-	-	ADC_S	EL[1:0]	CRC_ CLR	MAP ENA
0xE	R/W	-	-	-	-	-	-	-	-	-	-	-	T1_ CONF	-	-	-	-		DI	MFREQ[4	:0]		CO	NF_SEL[2:0]
0xF	R	SW12.S [1:	TATUS 0]	SW11.5 [1:	TATUS 0]	SW10.5	STATUS :0]	SW9.S ⁻ [1:	TATUS 0]	SW8.S ⁻ [1:	TATUS 0]	SW7.ST [1:0	ATUS	SW6.S [1:	TATUS :0]	SW5.S [1:	TATUS 0]	SW4.S [1:	TATUS 0]	SW3.S [1:	TATUS :0]	SW2.S ⁻ [1:	TATUS 0]	SW1.S [1	TATUS :0]
0x10	R	PXN	_CRC_E	RR_CNT	[3:0]	OTP_ CRC_ FAIL_ BANK 0	OTP_ CRC_ FAIL_ BANK 2	TIME OUT	PXN SYNC _ERR	PXN FRAME_ ERR	PXN_ LOCAL_ COMM_ ERR	N PXN MAP PWM GND VBB OTP CAP HWR AL GLOBAL ENA CNT LOSS LOW UV UV UV					0	DIM ERR	DIM WARN	GSW ERR	TSD	TW			
0x11	R				ADCX_F	RES[7:0]						\	/DD_RES[7:0]					TEMP_RES[7:0]						
0x12	R				TSD_CC	DDE[7:0]						V	LED_RES	[7:0]							VBB_RES[7:0]				

NOTE: Default value of all registers after POR is 0x00 if not specified explicitly.

REGISTER DESCRIPTION

Table 27. REGISTER 0x00

	Register 0x00													
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	Name	SW12	SW11	SW10	SW9	SW8	SW7	SW6	SW5	SW4	SW3	SW2	SW1	
0x00	Reset	0	0	0	0	0	0	0	0	0	0	0	0	
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12	
	Name	SERVIC	E[23:22]	-	-	-	-	-	-	-	-	-	-	
0x00	Reset	0	0	0	0	0	0	0	0	0	0	0	0	
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	

<u>SERVICE[1:0]</u> – specify the behavior of the last [21:0] bits:

"00" - Direct control - Direct control of all switches all together

"01" - OPEN clear request - De-activation of selected switch in on state due to OPEN fault previously detected

"10" - Reserved

"11" - Reserved

<u>SW[11:0]</u> – Direct control of the switches ON/OFF or OPEN clear request:

SERVICE = "00": direct control of the switches ON/OFF; valid SW[11:0], others are "0".

SERVICE = "01": OPEN clear request; Switch is chosen by valid SW_SEL[3:0] from "0001" to "1100" (Switch 1 to 12), others are "0".

Table 28. REGISTER 0x01

					Re	egister 0>	c01						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name				OFF1[1	1:4]					TR1	[3:0]	
0x01	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name					ON1[23	3:14]					OFF1	[13:12]
0x01	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

ON1[9:0] - 10-bit switch ON threshold.

OFF1[9:0] - 10-bit switch OFF threshold.

 $\underline{\text{TR1[3:0]}}$ – Transition vector duration, it is prolonging the duration of ON resp. OFF value at the end of PWM period by $\langle \text{TRx}[3:0] \rangle \times \text{Time slot between switch activations.}$

Table 29. REGISTER 0x02

					Re	egister 0>	(02						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name				OFF2[1	1:4]					TR2	[3:0]	
0x02	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name					ON2[23	3:14]					OFF2	[13:12]
0x02	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

ON2[9:0] – 10-bit switch ON threshold.

OFF2[9:0] - 10-bit switch OFF threshold.

 $\frac{\text{TR2[3:0]}}{\text{CRx[3:0]}} - \text{Transition vector duration, it is prolonging the duration of ON resp. OFF value at the end of PWM period by$ <TRx[3:0] > × Time slot between switch activations.

Table 30. REGISTER 0x03

					Re	egister O	(03						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name				OFF3[1	1:4]					TR3	[3:0]	
0x03	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name					ON3[2	3:14]					OFF3	[13:12]
0x03	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

ON3[9:0] - 10-bit switch ON threshold.

<u>OFF3[9:0]</u> – 10–bit switch OFF threshold.

 $\frac{\text{TR3[3:0]}}{\text{TRx[3:0]}} - \text{Transition vector duration, it is prolonging the duration of ON resp. OFF value at the end of PWM period by$ <TRx[3:0] > × Time slot between switch activations.

Table 31. REGISTER 0x04

					Re	egister O	<0 4						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name				OFF4[1	1:4]					TR4	[3:0]	
0x04	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name					ON4[2	3:14]					OFF4	[13:12]
0x04	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

ON4[9:0] - 10-bit switch ON threshold.

OFF4[9:0] - 10-bit switch OFF threshold.

 $\frac{\text{TR4[3:0]}}{\text{TRx[3:0]}} - \text{Transition vector duration, it is prolonging the duration of ON resp. OFF value at the end of PWM period by$ <TRx[3:0]> × Time slot between switch activations.

Table 32. REGISTER 0x05

					Re	egister 0	(05						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name				OFF5[1	1:4]					TR5	[3:0]	
0x05	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name					ON5[2	3:14]					OFF5	[13:12]
0x05	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

ON5[9:0] - 10-bit switch ON threshold.

OFF5[9:0] - 10-bit switch OFF threshold.

 $\frac{\text{TR5}[3:0]}{\text{CRx}[3:0]} - \text{Transition vector duration, it is prolonging the duration of ON resp. OFF value at the end of PWM period by$ <TRx[3:0] > × Time slot between switch activations.

Table 33. REGISTER 0x06

					Re	egister O	(06						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name				OFF6[1	1:4]					TR6	[3:0]	
0x06	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name					ON6[2	3:14]					OFF6	[13:12]
0x06	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

ON6[9:0] - 10-bit switch ON threshold.

<u>OFF6[9:0]</u> – 10–bit switch OFF threshold.

 $\frac{\text{TR6[3:0]}}{\text{CRx[3:0]}} - \text{Transition vector duration, it is prolonging the duration of ON resp. OFF value at the end of PWM period by$ <TRx[3:0] > × Time slot between switch activations.

Table 34. REGISTER 0x07

					Re	egister 0>	x07						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name				OFF7[1	1:4]					TR7	[3:0]	
0x07	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name					ON7[23	3:14]					OFF7	[13:12]
0x07	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

ON7[9:0] - 10-bit switch ON threshold.

OFF7[9:0] - 10-bit switch OFF threshold.

 $\frac{\text{TR7[3:0]}}{\text{CR7[3:0]}} - \text{Transition vector duration, it is prolonging the duration of ON resp. OFF value at the end of PWM period by$ <TRx[3:0] > × Time slot between switch activations.

Table 35. REGISTER 0x08

					Re	egister 0>	(08						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name				OFF8[1	1:4]					TR8	[3:0]	
0x08	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name					ON8[23	3:14]					OFF8	[13:12]
0x08	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

ON8[9:0] - 10-bit switch ON threshold.

OFF8[9:0] - 10-bit switch OFF threshold.

 $\frac{\text{TR8}[3:0]}{\text{CR8}[3:0]} - \text{Transition vector duration, it is prolonging the duration of ON resp. OFF value at the end of PWM period by$ <TRx[3:0] > × Time slot between switch activations.

Table 36. REGISTER 0x09

					Re	egister O	c09						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name				OFF9[1	1:4]					TR9	[3:0]	
0x09	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name					ON9[2	3:14]					OFF9	[13:12]
0x09	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

ON9[9:0] - 10-bit switch ON threshold.

<u>OFF9[9:0]</u> – 10–bit switch OFF threshold.

 $\frac{\text{TR9[3:0]}}{\text{CR8[3:0]}} - \text{Transition vector duration, it is prolonging the duration of ON resp. OFF value at the end of PWM period by$ <TRs[3:0] > × Time slot between switch activations.

Table 37. REGISTER 0x0A

					Re	egister 0x	(0A						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name				OFF10[*	11:4]					TR10	0[3:0]	
0x0A	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name					ON10[2	3:14]					OFF10	[13:12]
0x0A	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

ON10[9:0] - 10-bit switch ON threshold.

OFF10[9:0] - 10-bit switch OFF threshold.

 $\frac{\text{TR10[3:0]}}{\text{CRx[3:0]}} - \text{Transition vector duration, it is prolonging the duration of ON resp. OFF value at the end of PWM period by$ <TRx[3:0] > × Time slot between switch activations.

Table 38. REGISTER 0x0B

					Re	egister 0>	(0B						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name				OFF11[1	1:4]					TR11	[3:0]	
0x0B	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name					ON11[2	3:14]					OFF11	[13:12]
0x0B	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

ON11[9:0] - 10-bit switch ON threshold.

OFF11[9:0] - 10-bit switch OFF threshold.

 $\frac{\text{TR11[3:0]}}{\text{CR13:0]}} - \text{Transition vector duration, it is prolonging the duration of ON resp. OFF value at the end of PWM period by$ <TRx[3:0] > × Time slot between switch activations.

Table 39. REGISTER 0x0C

					Re	egister 0x	(0C						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name				OFF12[*	11:4]					TR12	2[3:0]	
0x0C	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name					ON12[2	3:14]					OFF12	[13:12]
0x0C	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

ON12[9:0] - 10-bit switch ON threshold.

OFF12[9:0] - 10-bit switch OFF threshold.

 $\frac{\text{TR12[3:0]}}{\text{CR12[3:0]}} - \text{Transition vector duration, it is prolonging the duration of ON resp. OFF value at the end of PWM period by$ <TRx[3:0] > × Time slot between switch activations.

Table 40. REGISTER 0x0D

						Regi	ster 0x0l	D					
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name		TW_CO	DE[11:8]		-	-	1	-	ADC_S	EL[3:2]	CRC_CLR	MAPENA
0x0D	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name	-	-	-	-	-	-	-	-		TW_	CODE[15:12]	
0x0D	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

<u>MAPENA</u> – Register bank map enable request. When MAPENA request is written '1' the internal mapena register bit is set. It remains set until PWM counter overflows. The internal mapena is cleared upon the PWM counter overflows. The <MAPENA> is always read as '0'.

<u>CRC_CLR</u> – <PXN_CRC_ERR_CNT[3:0]> clear request. When <CRC_CLR> bit is set to '1' the

<PXN_CRC_ERR_CNT[3:0]> bits are cleared immediately. The <CRC_CLR> bit is always read as '0'.

<u>ADC_SEL[1:0]</u> – 2-bit ADC measurement channel selection for ADCx A/D conversion (see Table 11. ADC for measuring VBB, VDD, VLED, TEMP, ADCx). The measurement channel is selected according to the following table:

Table 41. ADC MEASUREMENT CHANNEL SELECTION

ADC_SEL[1:0]	Measurement Channel
0x0	ADC0
0x1	ADC1
0x2	ADC2
0x3	Reserved

NOTE: The ADCx measurement result can be obtained by reading <ADCx_RES[7:0]> status bits. In case the <ADC_SEL[1:0]> bits are set to "11", the returned measured value is always "00000000".

 $\frac{\text{TW}_\text{CODE}}{\text{TW}_\text{CODE}[7:0]} = \text{TSD}_\text{CODE}[7:0] - 9$

Table 42. REGISTER 0x0E

						Regist	er 0x0E						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name	-	-	-	-		DI	MFREQ[7	7:3]		(CONF_SE	EL[2:0]
0x0E	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name	-	-	-	-	-	-	-	-	-	-	-	T1_CONF
0x0E	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

<u>CONF_SEL[2:0]</u> – Selects the switch configuration. NCV78343 supports the switch configurations listed in Table 16.

DIMFREQ[4:0] – Defines the DIMCLK frequency register, which shall be used to select dimming frequencies in range of 125 kHz to 1 MHz.

Table 43. PWM FREQUENCY SETTING

DIMFREQ [4:0]	f _{DIMCLK} [kHz]	T _{DIMCLK} [μs]	f _{PWM} [Hz]	T _{PWM} [ms]	Τ _{SW_SEQ} [μs]	TR	SW SLOT	T _{SW_SEQ} /T _{DIMCLK}
0	125.00	8.00	122.07	8.19	16	24	41	2
1	133.33	7.50	130.21	7.68	15	24	41	2
2	142.86	7.00	139.51	7.17	14	24	41	2
3	152.85	6.50	149.27	6.70	13	24	41	2
4	166.67	6.00	162.76	6.14	12	24	41	2
5	181.82	5.50	177.56	5.63	11	24	41	2
6	200.00	5.00	195.31	5.12	10	24	41	2
7	222.22	4.50	217.01	4.61	9	24	41	2
8	250.00	4.00	244.14	4.10	16	48	20	4
9	266.67	3.75	260.42	3.84	15	48	20	4
10	285.71	3.50	279.01	3.58	14	48	20	4
11	307.69	3.25	300.48	3.33	13	48	20	4
12	333.33	3.00	325.52	3.07	12	48	20	4
13	363.64	2.75	355.12	2.82	11	48	20	4
14	400.00	2.50	390.63	2.56	10	48	20	4
15	444.44	2.25	434.02	2.30	9	48	20	4
16	500.00	2.00	488.28	2.05	16	96	9	8
17	571.43	1.75	558.04	1.79	14	96	9	8
18	666.67	1.50	651.04	1.54	12	96	9	8
19	800.00	1.25	781.25	1.28	10	96	9	8
20	1000.00	1.00	976.56	1.02	16	192	4	16
21 31	125.00	8.00	122.07	8.19	16	24	41	2

 T_{DIMCLK} – the duration of one dimming clock tick.

 T_{PWM} – the duration of 1024 dimming ticks.

 $T_{SW SEQ}$ – the duration of one switch ON event.

 T_{SW} SEQ/ T_{DIMCLK} – the number of clocks required for one switch ON event.

TR - the number of ticks for all transient vectors. This space should be reserved for TR when this technique is used. Calculated as $(T_{SW_SEQ}/T_{DIMCLK})^{*12}$. SW SLOT – recommended distance (in ticks of dimming clock) between two switch ON events.

T1 CONF – The bit defines the switch ON time (switching slope), where the "1" means steeper slope. For better EMC results it is recommended to set this value to "0".

Table 44. REGISTER 0x0F

						Register	0x0F						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0×0E	Name	SW6.S [11:	TATUS 10]	SW5.STATUS [9:8]		SW4.S [7]	TATUS :6]	SW3.STATUS [5:4]		SW2.STATUS [3:2]		SW1.STATUS [1:0]	
0x0F	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	R	R	R	R	R	R	R	R	R	R	R	R
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name	SW12.9 [23	STATUS :22]	SW11.5 [21]	STATUS :20]	SW10.5 [19:	STATUS :18]	SW9.S [17]	TATUS :16]	SW1.S [1:	TATUS 0]	SW7.S [13:	TATUS 12]
0x0F	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	R	R	R	R	R	R	R	R	R	R	R	R

<u>SWx.STATUS[2]</u> – Reflects status of internal SWx flags:

"00" – On/Off OK

"01" - On/Off Failed

"10" – Open

"11" – Short

The bit is cleared upon a successful readout over PXN (clear by read bit).

Table 45. REGISTER 0x10

						Regis	ter 0x10						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0×10	Name	PWM_ CNT_ OVF	GND_ LOSS	VBB_ LOW	OTP_ ZAP_ UV	CAP_UV	HWR	-	DIMERR	DIMW ARN	GSWERR	TSD	τw
0010	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	R	R	R	R	R	R	R	R	R	R	R	R
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
0×10	Name	PXN	_CRC_ER	R_CNT[2	3:20]	OTP_CR C_FAIL_ BANK_0	OTP_CR C_FAIL_ BANK_2	TIME OUT	PXN_SY NC_ERR	PXN_F RAME_ ERR	PXN_LOC AL_COM M_ERR	PXN_GLO BAL_COM M_ERR	MAPEN A_STAT US
0,10	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	R	R	R	R	R	R	R	R	R	R	R	R

<u>TW</u> – Thermal warning flag. <TW> flag is set when Tj above Thermal Warning Threshold is detected. The bit is cleared upon a successful readout over PXN.

<u>TSD</u> – Thermal shutdown flag. <TSD> flag is set when Tj above Thermal Shutdown Threshold is detected. When the flag is set, the device enters FAIL status mode and the switches are switched OFF.

The bit is cleared upon a successful readout over PXN.

<u>GSWERR</u> – Global switch error indicator. The bit is set high under the following conditions:

- at least one switch is shorted or
- at least one switch is open or
- ext. capacitor charging has failed

The bit is cleared upon a successful readout over PXN.

<u>DIMWARN</u> – Dimming warning indicator. The bit is set high in case of an overlapping switch OFF sequences are detected. The bit is cleared upon a successful readout over PXN (clear by read bit).

<u>DIMERR</u> - Dimming error indicator. The bit is set high in case an overlapping switch ON sequences are detected. When the flag is set, the device enters the FAIL status mode. The bit is cleared upon a successful readout over PXN (clear by read bit).

HWR - HWR flag is set after POR. The bit is cleared upon a successful readout over PXN (clear by read bit).

- <u>CAP_UV</u> Status bit indicating that charging process of external capacitor failed. When this bit is set, the <GSWERR> flag is set to '1' and the device enters the FAIL status mode and the switches are switched ON. The bit is cleared upon a successful readout over PXN (clear by read bit).
- <u>OTP_ZAP_UV</u> The bit is set if the battery voltage during OTP zapping is lower than 15 V. The bit is cleared upon a successful readout over PXN (clear by read bit).

- <u>VBB_LOW</u> The bit is set if the battery voltage is lower than 4.5 V. The bit is cleared upon a successful readout over PXN (clear by read bit).
- <u>GND_LOSS</u> The GND loss comparator detects Ground connection loss. The TST1 pin is used as reference ground. The TST1 pin is connected to ground on application PCB level (see Table 12. GND Loss Detection). The bit is cleared upon a successful readout over PXN (clear by read bit).

<u>PWM_CNT_OVF</u> – When PWM counter overflows, flag is set to '1'. It should be used to detect that PWM control (PWM counter) is running/functional. The bit is cleared upon a successful readout over PXN (clear by read bit). <u>MAPENA STATUS</u> - MAPENA request status. It corresponds to the state of internal MAPENA register bit.

<u>MAPENA STATUS</u> - MAPENA request status. It corresponds to the state of internal MAPENA register of .

<u>PXN_GLOBAL_COMM_ERR</u> – PXN global communication error. The flag is set in case of global communication error is detected and not disabled by "Global bit error detection DIS" in OTP bank (see Table 24. OTP Bank). For correct functionality it is mandatory to ensure an automatic echo from Tx to Rx. The PXN global communication error is detected under the following circumstance: REPEATER–SLAVE node, where the TX" differs from RX". The TX" is monitored by PXN node in REPEATER–SLAVE mode through TX_ECHO_UART input.

The bit is cleared upon a successful readout over PXN (clear by read bit).

<u>PXN_LOCAL_COMM_ERR</u> – PXN local communication error. The flag is set in case of local communication error detected. The PXN local communication error is detected under the following circumstance: SLAVE node, where the TX' differs from RX'. The bit is cleared upon a successful readout over PXN (clear by read bit).

<u>PXN_FRAME_ERR</u> – PXN frame error. The flag is set whenever one of the following errors is detected:

- Parity error the parity calculated over bits 0 .. 6 of either PID1 or PID2 is not matching the corresponding parity bit P
- CRC error the CRC calculated over PID1, PID2 and all data bytes do not match the received CRC
- STOP BIT error '0' received at the expected stop bit position
- The bit is cleared upon a successful readout over PXN (clear by read bit).
- <u>PXN_SYNC_ERR</u> The PXN synchronization error is detected in case the duration of eight synchronization field Tbits, when counted in 20 MHz domain is outside the following limits:

Table 46. PXN SYNCHRONIZATION ERROR LIMITS

PXN Communication Speed [kb/s]	Eight_Tbits_min	Eight_Tbits_max
125	1098	1484
250	549	742
500	274	371
1000	140	181

The bit is cleared upon a successful readout over PXN (clear by read bit).

- <u>TIMEOUT</u> The PXN timeout error is detected in case neither MAPENA nor MAPENA_DIR is activated within a TIMEOUT period. The timeout error detection starts when the NORMAL mode is entered and either MAPENA or MAPENA_DIR is activated for the first time. When the flag is set, the device enters the FAIL status mode and LED's are switched ON/OFF following the OTP memory bits 8–11 in Table 24. OTP Bank. The reported OPMODE status is NORMAL_DIRECT mode. The bit is cleared upon a successful readout over PXN (clear by read bit).
- <u>OTP_CRC_FAIL_BANK2</u> CRC over mirrored OTP BANK2 bit failure. The bit is cleared upon a successful readout over PXN (clear by read bit).
- <u>OTP_CRC_FAIL_BANK0</u> CRC over mirrored OTP BANK0 bit failure. The device should not operate when this bit is set. The bit is cleared upon a successful readout over PXN (clear by read bit).
- <u>PXN_CRC_ERR_CNT[3:0]</u> 4-bit PXN frame CRC error counter. The counter is incremented each time a CRC error is detected on incoming PXN frame. Once a maximum number of errors is reached, the counter remains clamped at value of 15. The bit is cleared upon a successful write '1' to register < CRC_CLR>.

Table 47. REGISTER 0x11

	Register 0x11												
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name		VDD_RES[11:8] TEMP_RES[7:0]										
0x11	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	R	R	R	R	R	R	R	R	R	R	R	R
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name			Al	DCX_RE	S[23:16]					VDD_RE	S[15:12]	
0x11	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	R	R	R	R	R	R	R	R	R	R	R	R

<u>TEMP_RES[7:0]</u> – the TEMP measured value (read only bits).

<u>VDD_RES[7:0]</u> – the last VDD measured value (read only bits).

<u>ADCX_RES[7:0]</u> – the last value measured at selected ADC measurement channel (read only bits). In case the ADC_SEL[1:0]> bits are set to "11" the returned measured value is always "00000000".

Table 48. REGISTER 0x12

					Re	egister 0>	x12						
Address		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Name		VLED_R	ES[11:8]					VBB_F	ES[7:0]			
0x12	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	R	R	R	R	R	R	R	R	R	R	R	R
Address		Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
	Name			T	SD_COD	E[23:16]					VLED_RI	ES[15:12]	
0x12	Reset	0	0	0	0	0	0	0	0	0	0	0	0
	Access	R	R	R	R	R	R	R	R	R	R	R	R

<u>VBB_RES[7:0]</u> – the last VBB measured value (read only bits).

<u>VLED_RES[7:0]</u> – the last VLED measured value (read only bits). Because of the internal ESD structure, the minimum measured VLED voltage is VDD minus forward diode voltage Vf.

TSD_CODE[7:0] – thermal shutdown threshold (read only bits).

CONFIGURATION FRAMES

Table 49. CF0 – SLAVE IDENTIFICATION

					Cont	tents						
Byte	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
0	PID1	Р	1	1	SA[4:0]							
1	PID2	Р	0	0		C	SID[4:0] = 0x0	0				
2	DATA1				DEV_I	ID[7:0]						
3	DATA2				ANA_ID[7:0]							
4	DATA3				DIG_I	D[7:0]						
5	DATA4	0	0	0			DLT_W[4:0]					
6	DATA5				DLT_X_/	AXS[7:0]						
7	DATA6				DLT_Y_AXS[7:0]							
8	CRC				CRC[7:0]							

DATA1

DATA2

ANA_ID[7:0] analog version ID, 35

DATA3

DIG_ID[7:0] digital version ID, 1

DATA4

DLT_W[4:0]

DATA5 DLT_X_AXS[7:0]

DATA6 DLT_Y_AXS[7:0]

The DLT_W, DLT_X_AXS and DLT_Y_AXS parameters describe the wafer specifications.

Table 50. CF1 – EEPROM WRITE DATA

					Cont	ents				
Byte	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0	PID1	Р	1	1			SA[4:0]			
1	PID2	Р	0	0		С	SID[4:0] = 0x0)1		
2	DATA1	В	0	0	0	0		EESA[2:0]		
3	DATA2				EEBA	\ [7:0]				
4	DATA3				BYTE0 @(E	EBA+0)[7:0]				
5	DATA4				BYTE1 @(E	EBA+1)[7:0]				
6	DATA5				BYTE2 @(E	EBA+2)[7:0]				
7	DATA6				BYTE3 @(E	EBA+3)[7:0]				
8	DATA7				BYTE4 @(E	EBA+4)[7:0]				
9	DATA8				BYTE5 @(E	EBA+5)[7:0]				
10	DATA9				BYTE6 @(E	EBA+6)[7:0]				
11	DATA10		BYTE7 @(EEBA+7)[7:0]							
12	CRC				CRC	[7:0]				

DATA1

В	broadcast bit: 1 – broadcast frame 0 – addressed frame
EESA[2:0]	EEPROM slave address
DATA2	
EEBA[7:0]	EEPROM byte address
DATA3 – DATA10	
BYTEx[7:0]	bytes to be written

Table 51. CF2 – EEPROM REQUEST DATA

		Contents									
Byte	Name	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
0	PID1	Р	1	1	SA[4:0]						
1	PID2	Р	0	0		С	SID[4:0] = 0x0	2			
2	DATA1	В	0	0	0	0		EESA[2:0]			
3	DATA2		EEBA[7:0]								
4	CRC				CRC	[7:0]					

DATA1

В broadcast bit: 1 - broadcast frame 0 - addressed frame EESA[2:0] EEPROM slave address DATA2 EEBA[7:0] EEPROM byte address

Table 52. CF3 – EEPROM READ DATA

DATA1

			Contents								
Byte	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
0	PID1	Р	1	1			SA[4:0]				
1	PID2	Р	0	0		C	SID[4:0] = 0x0	3			
2	DATA1	WP	EES	[1:0]	0	0		EESA[2:0]			
3	DATA2			EEBA[7:0]							
4	DATA3		BYTE0 @(EEBA+0)[7:0]								
5	DATA4		BYTE1 @(EEBA+1)[7:0]								
6	DATA5				BYTE2 @(E	EBA+2)[7:0]					
7	DATA6				BYTE3 @(E	EBA+3)[7:0]					
8	DATA7				BYTE4 @(E	EBA+4)[7:0]					
9	DATA8				BYTE5 @(E	EBA+5)[7:0]					
10	DATA9		BYTE6 @(EEBA+6)[7:0]								
11	DATA10		BYTE7 @(EEBA+7)[7:0]								
12	CRC		CRC[7:0]								

EESA[2:0]	EEPROM slave address
EES[1:0]	EEPROM status: 0x0 – EEPROM busy, access denied 0x1 – EEPROM busy, data transfer ongoing 0x2 – EEPROM ready, data transfer completed 0x3 – EEPROM ready, data transfer failed
WP	EEPROM write protect status
<u>DATA2</u> EEBA[7:0]	EEPROM byte address
<u>DATA3 – DATA10</u> <u>BYTEx[7:0]</u>	read bytes

Table 53. CF4 – ENABLE/DISABLE AUTO-ADDRESSING MODE

			Contents									
Byte	Name	Bit 7	7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0									
0	PID1	Р	1	1			SA[4:0]					
1	PID2	Р	0	0		C	SID[4:0] = 0x0)4				
2	DATA1	В	0	0	AA 0 0 0 AA							
3	CRC		CRC[7:0]									
DATA1												
В		broadcast	broadcast bit: 1 - broadcast frame 0 - addressed frame									
AAC		auto-addr	essing control	bit: 1 – ena 0 – disa	able							

The CF4 frame is accepted in the OTP_CONFIG mode only.

Table 54. CF5 – ASSIGN ADDRESS

		Contents									
Byte	Name	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
0	PID1	Р	1	1		SA[4:0]					
1	PID2	Р	0	0	CSID[4:0] = 0x05						
2	DATA1	В	0	0			AA_ADR[4:0]				
3	DATA2		AA_THR[7:0]								
4	CRC				CRC	[7:0]					

DATA1	broadcast bit:
В	1 – broadcast frame
	0 – addressed frame
AA_ADR[4:0]	5-bit address to assign
DATA2	
AA_THR[7:0]	8-bit auto-address threshold value

The CF5 frame is accepted in AUTO_ADDR mode only.

Table 55. CF6 – OP MODE STATUS

		Contents									
Byte	Name	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
0	PID1	Р	1	1	SA[4:0]						
1	PID2	Р	0	0		C	SID[4:0] = 0x0)6			
2	DATA1	I	PXN_FRAME	_CNT[3:0]		OPMODE[3:0]					
3	CRC				CRC[7]	:0]					

DATA1 PXN_FRAME_CNT[4:0]

PXN frame counter -4-bit counter which is incremented each time any valid PXN frame is processed. The counter overflows to 0 upon the increment.

0x7 - normal fail-safe open mode

0xC - NO_CRC direct mode

0xD - NO_CRC pwm mode

0xE – fail safe OTP mode 0xF – fail safe OPEN mode

OPMODE[3:0]

OP mode status:

- 0x0 not valid
- 0x1 OTP config mode
- 0x2 auto-addressing mode
- 0x4 normal direct mode
- 0x5 normal pwm mode
- 0x6 normal fail-safe otp mode

		Contents									
Byte	Name	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
0	PID1	Р	1	1	SA[4:0]						
1	PID2	Р	0	0		C	SID[4:0] = 0x0	17			
2	DATA1	В	0	0	0 0 0 0 PM0						
3	CRC	CRC[7:0]									

Table 56. CF7 – SLAVE/REPEATER-SLAVE PXN MODE SELECTION

DATA1

В

broadcast bit:

1 - broadcast frame

0 - addressed frame

PMC

PXN mode control bit: 1 – repeater–slave mode 0 – slave mode

Overwrites device mode loaded from the OTP memory.

Table 57. CF8 – READ PXN MODE STATUS

		Contents									
Byte	Name	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
0	PID1	Р	1	1	SA[4:0]						
1	PID2	Р	0	0		С	SID[4:0] = 0x0)8			
2	DATA1	0	0	0	0 0 0 0 PMS						
3	CRC		CRC[7:0]								

DATA1

PMS

PXN mode status bit:

1 - repeater-slave mode

0 – slave mode

Table 58. CF9 – WRITE DATA TO OTP

			Contents									
Byte	Name	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0							
0	PID1	Р	1	1			SA[4:0]					
1	PID2	Р	0	0		C	SID[4:0] = 0x0	9				
2	DATA1	В	0	0	0	0	0	OTPB	S[1:0]			
3	DATA2		BYTE0 @(OTPBA+0)									
4	DATA3				BYTE1 @(0	OTPBA+1)						
5	DATA4				BYTE2 @(0	OTPBA+2)						
6	DATA5				BYTE3 @(0	OTPBA+3)						
7	DATA6		0x00									
8	DATA7				CRC	[7:0]						

DATA1

B broadcast bit: 1 - broadcast frame 0 - addressed frame OTPBS[1:0] 2-bit OTP bank selection 0x2 - custom OTP bank 0x0, 0x1, 0x3 - no bank selected DATA2 - DATA6 BYTEx[7:0] bytes to be written

The CF9 frame is accepted in OTP_CONFIG mode only.

Table 59. CF10 – REQUEST DATA FROM OTP

		Contents								
Byte	Name	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0					
0	PID1	Р	1	1	SA[4:0]					
1	PID2	Р	0	0		С	SID[4:0] = 0x0	A		
2	DATA1	В	0	0	0 0 0 OTPBS[1:0]					
3	CRC	CRC[7:0]								

DATA1

В

broadcast bit: 1 – broadcast frame 0 – addressed frame

OTPBS[1:0] 2-bit OTP bank selection: 0x2 - custom OTP bank 0x0, 0x1, 0x3 - no bank selected

Table 60. CF11 – READ DATA FROM OTP

		Contents											
Byte	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
0	PID1	Р	1	1			SA[4:0]						
1	PID2	Р	0	0		C	SID[4:0] = 0x0	B					
2	DATA1	LOCKB	OTP	S[1:0]	0	0		OTPBS[2:0]					
3	DATA2				BYTE0 @(OTPBA+0)							
4	DATA3				BYTE1 @(OTPBA+1)							
5	DATA4				BYTE2 @(OTPBA+2)							
6	DATA5				BYTE3 @(OTPBA+3)							
7	DATA6		BYTE4 @(OTPBA+4)										
8	CRC	CRC											
DATA1 LOCKB custom OTP bank general lock status bit: 1 – locked 0 – unlocked, further OTP programming possible OTPS[1:0] 2-bit OTP status: 0x0 – idle, no data transfer ongoing 0x1 – busy, data transfer ongoing 0x1 – busy, data transfer ongoing													
0x3 - ready, data transfer failed OTPBS[1:0] 2-bit OTP bank selection: 0x2 - custom OTP bank 0x0 or 0x1 or 0x3 - no bank selected													

Table 61. CF12 – COMMUNICATION SPEED

			Contents											
Byte	Name	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1											
0	PID1	Р	1	1	SA[4:0]									
1	PID2	Р	0	0	CSID[4:0] = 0x0C									
2	DATA1	В	0	0	0 0 0 CSPEED[1:									
3	CRC	CRC[7:0]												

DATA1

В

broadcast bit:

1 – broadcast frame

0 - addressed frame

CSPEED[1:0] communication speed: 0x0 - 125 kbps 0x1 - 250 kbps (default) 0x2 - 500 kbps 0x3 - 1000 kbps

Overwrites device communication speed loaded from the OTP memory.

Table 62. CF13 – SWITCH TO NORMAL MODE

		Contents												
Byte	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
0	PID1	Р	1	1	SA[4:0]									
1	PID2	Р	0	0	CSID[4:0] = 0x0D									
2	DATA1	В	0	0	0	0	0	0	NMD					
3	CRC	CRC[7:0]												

DATA1

В

broadcast bit: 1 – broadcast frame

0 - addressed frame

NMD

request to enter NORMAL mode from OTP_CONFIG mode:

 $1-go \ to \ NO_CRC$ or normal mode; according to the OTP bank 2 lock bit

0 - no effect

The CF13 frame is accepted in OTP_CONFIG mode only.

Table 63. CF14 – RESET SYSTEM

			Contents											
Byte	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 1	Bit 0						
0	PID1	Р	1	1	SA[4:0]									
1	PID2	Р	0	0	CSID[4:0] = 0x0E									
2	DATA1	В	0	0	0	0	0	0	SWRST					
3	CRC	CRC												

DATA1

В

broadcast bit:

1 - broadcast frame

0 - addressed frame

SWRST

software reset bit: 1 - perform software reset<math>0 - no effect

The CF14 frame is accepted in NORMAL mode only.

Table 64. CF15 – TRIGGER MAPENA

		Contents												
Byte	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
0	PID1	Р	1	1	SA[4:0]									
1	PID2	Р	0	0	CSID[4:0] = 0x0F									
2	DATA1	В	0	0	0 WDT_SEL[1:0]			0	MAPENA					
3	CRC	CRC[7:0]												

DATA1

В	broadcast bit: 1 – broadcast frame 0 – addressed frame
MAPENA	trigger MAPENA 1 – perform MAPENA 0 – no effect
WDT_SEL[1:0]	watchdog timeout selector; valid only with <mapena> = '1' 0x0 - 250 ms 0x1 - 150 ms 0x2 - 100 ms 0x3 - 60 ms</mapena>

THERMAL WARNING, ERROR DETECTION AND DIAGNOSTICS FEEDBACK

The NCV78343 offers a wide range of device–integrated diagnostic features. Their description follows.

Thermal Warning and Shutdown

The junction temperature can be calculated from ADC code as follows:

$$T_{j} = \frac{ADC_{CODE} + 184}{TSD_{CODE} + 184} \cdot (TSD_{TEMPERATURE} + 273) - 273$$
 (eq. 2)

The $\langle TSD_CODE \rangle$ is trimmed in production to 170°C (TSD_{TEMPERATURE}). Typical value of $\langle TSD_CODE \rangle$ is 186 and exact trimmed value can be read from Register 0x12. The $\langle TW \rangle$ status bit is set high in case the measurement result is greater than or equal to TW_CODE[7:0] value. The $\langle TSD \rangle$ status bit is set high in case the measurement result is greater than or equal to TSD_CODE[7:0].

The TW and TSD status bits are cleared in case the <TEMP_RES> register value is smaller than both TSD_CODE and TW_CODE values and TW and TSD status bits are successfully read out over PXN.

Overlapping switch ON/OFF events

Overlapping switch ON events is forbidden, the NCV78343 needs time slot between two switch ON events (see Table 43). Superior system has to ensure that overlapping switch ON events do not appear in patterns.

When overlapping switch ON events are despite this invoked, the NCV78343 incorporates protective feature, in which the <DIMERR> error is raised.

When overlapping switch OFF events occur, the <DIMWARN> status bit is set and processing of this pattern continues. However, it has to be taken into account, that overlapping switch OFF events can lead to large fluctuations of LED string voltage.

Pixel Switches diagnostic

Embedded diagnostic covers a wide range of possible failure situations on switches. Each switch contains two comparators – short comparator and over voltage comparator. With the help of these two comparators a several fail situations can be detected and distinguished on each switch individually. Overall status of switches errors are indicated by the Global Switch Error <GSWERR> status flag. Status of individual switches (whether a switch is ON or OFF) can be read in the Switch Status <SWx.STATUS> flag. The failure state of the individual switches (Short, Open) is indicated by corresponding status in <SW.STATUS[2:0]> register.

When the device operates in the PWM mode and a short is present, the device reports alternating On/Off Failed and SHORT status according to set ON/OFF dimming duration (see details in Figure 13).

Dedicated OPEN clear request

When the OPEN state or overvoltage is detected, the switch is automatically closed and the status is shown in the SWx.STATUS register 0x0F. Further attempts to control this switch using PWM or DIRECT mode don't have any effect. The switch is released upon a successful OPEN clear request frame.

In direct mode, the released switch is updated upon a successful write to register 0x00 with service "00". In PWM mode, the released switch is updated according to the ON/OFF values.

PWM_CNT_OVF

When PWM Counter overflows, <PWM_CNT_OVF> flag is set to '1'. It is clear by read flag. It should be used to detect that PWM control (PWM counter) is running/functional.

CAP_UV

The <CAP_UV> status bit indicates that charging process of external capacitor failed. When this bit is set, the <GSWERR> flag is set to '1' and all switches are switched OFF. It is clear by read flag and the switches are set according to last successful write to the register 0x00.

VBB_LOW

The $\langle VBB_LOW \rangle$ status bit indicates low battery voltage $\langle 4.5 V \rangle$ (see Table 4). The bit is not detected when the battery voltage level is lower than 4.5 V during the start–up sequence.

Power-on Reset

After a power-on a flag <HWR> in the register is set.

PXN CRC Code Example

```
// Byte reverse
uint8_t l343_byte_reverse(uint8_t b)
{
  b = (b \& 0xF0) >> 4 | (b \& 0x0F) << 4;
  b = (b \& 0xCC) >> 2 | (b \& 0x33) << 2;
   b = (b \& 0xAA) >> 1 | (b \& 0x55) << 1;
   return b;
}
// Calculate the PXN CRC
uint8_t l343_pxn_crc(uint8_t *data_bits, uint8_t length)
{
    uint8_t CRC8 = 0;
    for (uint8_t a=0; a<length; ++a)</pre>
    {
        CRC8 = CRC8 ^ data_bits[a];
        for (uint8_t i=0; i<8; ++i)</pre>
        {
            if (CRC8 & 0x80)
            {
                CRC8 = ((0x7F \& CRC8) * 2) ^ 0x07;
            }
            else
            {
                CRC8 = CRC8 * 2;
            }
         }
    }
    return CRC8;
}
Function call example:
int main(void)
{
    // MAPENA as broadcast; SEED, PID1, PID2, DATA0; CRC = 0x28
    uint8_t data_bits[] = {0xFF, 0x61, 0x8F, 0x81};
    // Write to REG00; SEED, PID1, PID2, DATA0, DATA1, DATA2; CRC = 0x14
    // uint8_t data_bits[] = {0xFF, 0xA1, 0x80, 0x55, 0x05, 0x00};
    // Get the number of bytes
    int length = sizeof(data_bits)/sizeof(data_bits[0]);
    // Invert the input
    for (uint8_t a = 0; a<length; ++a) data_bits[a] = l343_byte_reverse(data_bits[a]);</pre>
    // Get the result
    uint8_t result = 1343_pxn_crc(data_bits, length);
```

Parity Bit Calculation

```
uint8_t 1343_parity(uint8_t val)
{
    bool Par;
    Par = ((val>>0)&1) ^ ((val>>1)&1) ^ ((val>>2)&1) ^ ((val>>3)&1) ^ ((val>>4)&1) ^
        ((val>>5)&1) ^ ((val>>6)&1);
    Par = (Par ^ 1) & 1;
    return (uint8_t)Par;
}
```

Go to NMD Frame (CF13)

```
int32_t l343_normal_mode(uint8_t addr)
{
    uint8_t p;
    uint8_t pdata[5];
    // SYNC
    pdata[0] = 0x55;
    // PID1
    uint8_t PID1 = 0;
    PID1 = 3<<5 | addr;
    p = 1343_parity(PID1);
    pdata[1] = (p << 7) | PID1;</pre>
    // PID2
    uint8 t PID2 = 0;
    PID2 = 0 \times 0D;
    p = 1343_parity(PID2);
    pdata[2] = (p << 7) | PID2;</pre>
    // DATA bytes
    pdata[3] = 1;
                        // NMD
    uint8_t pdata_crc[4];
    // Invert the input
    for (uint8_t a = 0; a<4; ++a) pdata_crc[a] = 1343_byte_reverse(pdata[a]);</pre>
    // Calculate the CRC
    pdata_crc[0] = 0xFF;
    uint8_t crc = 1343_pxn_crc(pdata_crc, 4);
    pdata[4] = crc;
    // Send data
    return serial_pxn_set_data(pdata, 5);
```

OTP Write Code Example

```
typedef struct OTP_t
{
           unsigned lb: 1;
                                    // Lock bit
           unsigned na_lb: 1;
                                    // Node Address Lock bit
           unsigned na: 5;
                                    // Note Address
           unsigned fss_lb: 1;
                                    // Fail Safe State Lock bit
           unsigned fss: 4;
                                    // Fail Safe State of LEDs
           unsigned pxn_lb: 1;
                                    // PXN Lock bit
                                    // Mode
           unsigned mode: 1;
           unsigned cs: 2;
                                   // Communication speed
           unsigned gbed: 1;
                                    // Global bit error detection
           unsigned m_lvds_off: 1; // M-LVDS off
           unsigned uart_off: 1; // UART off
           unsigned ee_lb: 1; // EEPROM lock bit
           unsigned crc: 7;
                                   // CRC
} OTP_t;
// Calculate the OTP CRC
uint8_t l343_otp_crc(uint8_t *data_bits, char length)
{
           uint8_t CRC7 = 0;
           for (uint8_t a = 0; a<length; ++a)</pre>
           {
                      CRC7 = CRC7 ^ data_bits[a];
                      for (uint8_t i = 0; i < 8; ++i)</pre>
                      {
                                if (CRC7 & 0x80)
                                 {
                                          CRC7 = ((0x7F \& CRC7) * 2) ^ (0x37 * 2);
                                }
                                else
                                {
                                          CRC7 = (CRC7 * 2);
                                }
                      }
           }
           return (CRC7 / 2);
}
int32_t l343_otp_zapping(OTP_t otp)
{
           uint8_t data_bits[4];
           data_bits[0] = 0x07;
           data_bits[1] = 0x0F<<4 | otp.ee_lb<<3 | otp.uart_off<<2 | otp.m_lvds_off<<1 | otp.gbed<<0;</pre>
           data_bits[2] = otp.cs<<6 | otp.mode<<5 | otp.pxn_lb<<4 | otp.fss<<0;</pre>
           data_bits[3] = otp.fss_lb<<7 | otp.na<<2 | otp.na_lb<<1 | otp.lb<<0;</pre>
           // Get the number of bytes
           int length = sizeof(data_bits)/sizeof(data_bits[0]);
           // Get the result
           otp.crc = 1343_otp_crc(data_bits, length);
           // PXN OTP write frame
```

```
uint8_t p;
uint8_t pdata[10];
// SYNC
pdata[0] = 0x55;
// PID1
uint8_t PID1 = 0;
PID1 = 3<<5 | otp.na;
p = 1343_parity(PID1);
pdata[1] = (p << 7) | PID1;</pre>
// PID2
uint8_t PID2 = 0;
PID2 = 0x09;
p = 1343_parity(PID2);
pdata[2] = (p << 7) | PID2;</pre>
// DATA bytes
const uint32_t data = otp.lb |
                       otp.na_lb << 1 |
                       otp.na << 2 |
                       otp.fss_lb << 7 \mid
                       otp.fss << 8 |
                       otp.pxn_lb << 12 |
                       otp.mode << 13 \mid
                       otp.cs << 14 |
                       otp.gbed << 16 |
                       otp.m_lvds_off << 17 |</pre>
                       otp.uart_off << 18 |
                       otp.ee_1b << 19 |
                       otp.crc << 20;
pdata[3] = 0x02;
pdata[4] = ((data >> 0) \& 0xFF);
pdata[5] = ((data >> 8 ) & 0xFF);
pdata[6] = ((data >> 16) & 0xFF);
pdata[7] = ((data >> 24) & 0xFF);
pdata[8] = 0x00;
uint8_t pdata_crc[9];
// Invert the input
for (uint8_t a = 0; a<9; ++a) pdata_crc[a] = 1343_byte_reverse(pdata[a]);</pre>
// Calculate the CRC
pdata_crc[0] = 0xFF;
uint8_t crc = 1343_pxn_crc(pdata_crc, 9);
pdata[9] = crc;
// Send data
return serial_pxn_set_data(pdata, 10);
```

}

Auto-addressing (AA) Process

This example is valid for two devices, where the first one is in repeater-slave mode and the second one is in slave mode. The first device is connected to the MCU via UART and the second device is connected to the first device via M-LVDS.

The slave address (SA) for the first device will be set to '1' and the SA for the second device will be set to '7'.

The AA process combines benefits of current source and connected LED string. The application does not need any additional wires. When the device is connected to the LED string and the current source for this LED string is enabled, the voltage drop across the LED string will occur. The LED string voltage VLED is measured by the device. Thus the address may be assigned to specific device.

In general, the MCU sends a broadcast frame CF4 (see Table 53) to all node devices and the second broadcast frame CF5 (see Table 54) with the VLED threshold and new device address as parameters. Doing this, all devices on the node will be in AA mode and only the device with VLED higher than set threshold will assign new address.

For this example, the LED string voltage is 33 V (127 ADC code). The auto-addressing threshold will be set to 80.

- 1. Disable all buck outputs, thus the LEDs are not shining.
- 2. Enable buck output 1, so the LED string for the device 1 is shining.
- 3. Enable AA mode by sending CF4 as broadcast (B=1; AAC=1); see Table 53.

- 4. Assign the address for the device 1 by sending CF5 as broadcast (B=1; ADR=1; THR=80); see Table 54.
- 5. Disable buck output 1, so the LED string for the device 1 is not shining.
- 6. Disable the AA mode for the first device SA=1 by sending CF4 (B=0; AAC=0); see Table 53.
- 7. Force the normal mode for the first device SA=1 by sending CF13 (NMD=1); see Table 62.
- 8. Set the first device as repeater-slave SA=1 by sending CF7 (PMC=1); see Table 56.
- 9. Enable buck output 2, so the LED string for the device 2 is shining.
- 10. Enable AA mode by sending CF4 as broadcast (B=1; AAC=1); see Table 53.
- 11. Assign the address for the device 2 by sending CF5 as broadcast (B=1; ADR=7; THR=80); see Table 54.
- 12. Disable buck output 2, so the LED string for the device 2 is not shining.
- 13. Disable the AA mode for the second device SA=7 by sending CF4 (B=0; AAC=0); see Table 53.
- 14. Force the normal mode for the second device SA=7 by sending CF13 (NMD=1); see Table 62.

For multiple devices connected to the first one via M-LVDS, please repeat steps 9–14 with different ADR, THR, SA values.

Dimming Control Patterns

The simplest way to set ON, OFF and TR values is to keep the ON time at fixed value and calculate the OFF value according to the required duty. The following table (see Table 65) shows an example of fixed ON values. It is calculated for each switch 0-11 and for each DIMFREQ value 0-20.

The values are calculated as follows:

 $TR_SLOT = 12 \times T_SW_ON_SEQ$ (eq. 3)

 Table 65. DIMMING CONTROL PATTERN ON VALUES

$$SW_SLOT = \frac{\frac{1024 - TR_SLOT}{T_SW_ON_SEQ}}{12}$$
 (eq. 4)

where

SWITCH goes from 0 to 11 T_SW_ON_SEQ is number of ticks required for one switch ON sequence

DIMFREQ T_SW_ON _SEQ TR SLOT SW_SLOT SWITCH ON values

Dimming Algorithm Code

```
// Variables for dimming algorithm
static const uint8_t TR_SLOT[] = {24, 24, 24, 24, 24, 24, 24, 24, 24, 48, 48, 48, 48, 48, 48, 48, 48, 96, 96, 96, 96, 192};
static const uint8_t SW_SLOT[] = {41, 41, 41, 41, 41, 41, 41, 41, 20, 20, 20, 20, 20, 20, 20, 20, 9, 9, 9, 9, 4};
static const uint8_t T_SW_SEQ_RATIO[] = {2, 2, 2, 2, 2, 2, 2, 2, 4, 4, 4, 4, 4, 4, 4, 4, 8, 8, 8, 8, 16};
bool 1343_dimming(uint8_t dimfreq, uint16_t *DCs, uint16_t *onRet, uint16_t *offRet, uint16_t *trRet)
{
        const uint8_t LEDcount = 12;
       for (uint8_t i = 0; i<LEDcount; ++i)</pre>
        {
           if (DCs[i] > 1023) DCs[i] = 1023;
           // Input is brightness of LEDs, but the ON/OFF values are for switches, thus inverted
            DCs[i] = 1023 - DCs[i];
           trRet[i] = i;
                                          // set TR 0..11
           if (DCs[i] == 1023)
                                           // Fully ON 100% DUTY cycle, thus set dedicated values 0 and 1023
            {
               onRet[i] = 0;
               offRet[i] = 1023;
           }
           else
            {
               onRet[i] = TR_SLOT[dimfreq] + i*SW_SLOT[dimfreq]*T_SW_SEQ_RATIO[dimfreq];
               if (DCs[i] == 0) // Fully OFF 0% DUTY cycle, where OFF is equal to ON value
               {
                   offRet[i] = onRet[i];
               }
               else
               {
                   offRet[i] = (onRet[i] + DCs[i]) % 1024;
               }
           }
           DCs[i] = 1023 - DCs[i]; // Invert back to keep the values as they were
        }
        return true;
// Number of devices in a cluster
#define DEVICES X
                                   // [1; 31]
#define REGISTERS 12
                                   // number of registers to be written
```

```
// LED brightness; the length should be DEVICES*REGISTERS; or two-dimensional array might be used
uint16_t DC[DEVICES*REGISTERS];
                                       // values are in a range of [0; 1023]
// uint16_t DC[DEVICES][REGISTERS];
// Drimfreq for each device
uint8_t dimfreq[DEVICES]
// Function call example:
// Send ON, OFF, TR values to all devices
void l343_send(uint16_t *DC)
{
        for (uint8_t dev = 0; dev<DEVICES; ++dev)</pre>
        {
            uint16_t ON[REGISTERS];
            uint16_t OFF[REGISTERS];
            uint16_t TR[REGISTERS];
            // Calculate the dimming values
            1343_dimming(dimfreq[dev], DC+REGISTERS*dev, ON, OFF, TR);
//
            1343_dimming(dimfreq[dev], DC[dev], ON, OFF, TR); // when two-dimensional array is used
            // Fill the registers values
            uint32_t reg[REGISTERS];
            for (uint8_t r = 0; r<REGISTERS; ++r)</pre>
            {
                reg[r] = (ON[r]<<14) | (OFF[r]<<4) | (TR[r]&0xF);
            }
            // 36 bytes need to be sent in 3 frames
            uint8_t RBA[3] = {1, 5, 9};
            for (uint8_t r = 0; r<3; ++r)</pre>
            {
                uint8_t p;
                uint8_t pdata[16];
                // SYNC
                pdata[0] = 0x55;
                // PID1
                uint8_t PID1 = 0;
                PID1 = 1<<5 | SA[dev];</pre>
                p = 1343_parity(PID1);
                pdata[1] = p<<7 | 1<<5 | PID1;
                // PID2
                uint8_t PID2 = 0;
                PID2 = 3<<5 | (RBA[r]);
                p = 1343_parity(PID2);
```

```
www.onsemi.com
51
```

```
pdata[4] = (reg[r*4+0]>>8)&0xFF;
       pdata[5] = (reg[r*4+0]>>16)&0xFF;
       pdata[6] = reg[r*4+1]&0xFF;
       pdata[7] = (reg[r*4+1]>>8)&0xFF;
       pdata[8] = (reg[r*4+1]>>16)&0xFF;
       pdata[9] = reg[r*4+2]&0xFF;
       pdata[10] = (reg[r*4+2]>>8)&0xFF;
       pdata[11] = (reg[r*4+2]>>16)&0xFF;
       pdata[12] = reg[r*4+3]\&0xFF;
       pdata[13] = (reg[r*4+3]>>8)&0xFF;
       pdata[14] = (reg[r*4+3]>>16)&0xFF;
       uint8_t pdata_crc[16];
       // Invert the input
        for (unsigned char a = 0; a<15; ++a) pdata_crc[a] = l343_byte_reverse(pdata[a]);</pre>
       // Calculate the CRC
       pdata_crc[0] = 0xFF;
       char crc = 1343_pxn_crc(pdata_crc, 15);
       pdata[15] = crc;
       // Send data
       serial_pxn_set_data(2, pdata, 16, 11);
   }
}
```

```
pdata[2] = p<<7 | PID2;</pre>
```

pdata[3] = reg[r*4+0]&0xFF;

// DATA bytes

OTP Read Data Interpretation

The table below shows an example of OTP read data and its interpretation in the OTP table (see Table 24).

DATA1	xC2	11000010		OTPBS[2:	0]=x02	OTPS[1:0]	=x02	LOCKB=x0	01																	
DATA2	x87	10000111																								
DATA3	x70	01110000																								
DATA4	x30	00110000																								
DATA5	x3D	00111101																								
DATA6	x00	00000000																								
0	1	6	5	4	3	2	7	11	10	9	8	12	13	15	14	16	17	18	19	26	25	24	23	22	21	20
lb	lb Addr lb NA [4:0] FSS lb			FSS lb		FSS [3:0]			PXN lb	Mode	CS	1:0]	GBED DIS	LVDS OFF	JART OFF	EEPR Ib				CRC[6:0]						
1	1	1	0	0	0	0	1	0	0	0	0	1	1	1	0	0	0	0	0	1	1	0	0	1	0	1
DATA2 DATA3							DATA4						DATA5													

DA114 (0)		
BANK (2)		_
	OTP_lock_bit	
	OTP_node_adrlckbit	\checkmark
	OTP_node_adr[4:0]	1
	Fail_safe_st_lck_bit	\checkmark
	Fail_safe_st_LED[3:0]	0
	PXN_lock_bit	\checkmark
	Mode	\checkmark
	Communi_speed[1:0]	1
	Globa_bit_err_DIS	
	LVDS_OFF	
	UART_OFF	
	EEPROM_lock_bit	
	CRC1[6:0]	83

Figure 18. Read OTP Data Interpretation

Return to Normal Operation after Fail-Safe Mode

Once a device detects one of the following status bits: TSD or CAP_UV or VBB_LOW or DIMERR or TIMEOUT, the device enters the fail-safe mode (see <u>Operating Modes</u> section). To leave this mode, the superior system shall read out the REG 0x10 (see Table 45) and/or handle the error if required.

The device enters FAIL–SAFE OTP mode when DIMERR or TIMEOUT appears. When TIMEOUT is set and this mode is entered, switches are set according to the OTP memory values. If the OTP memory is not zapped, the switches are switched OFF. Once the error status bit is cleared, the switches remain unchanged. When DIMERR is set and this mode is entered, switches operation is unaffected.

The device enters FAIL–SAFE OPEN mode when TSD or CAP_UV or VBB_LOW appears. In this mode, the switches are automatically switched OFF. Once the error status bit is cleared, the switches are set according to the values in REG 0x00 (see Table 27).

The TSD/CAP_UV/VBB_LOW group of bits (hardware fail) have higher priority to the DIMERR/TIMEOUT group of bits (application fail). When these two groups appear at the same time, the device enters the FAIL-SAFE OPEN mode.



Figure 19. FAIL-SAFE Modes

Power Up and Down Sequences



Figure 20. Power-up Sequence with 10 nF at ADC2/ADR Pin



Figure 21. Power-down Sequence with 10 nF at ADC2/ADR Pin

Example Flow Chart Diagram for the Normal Operational Mode





The main loop should consist of checking all status bits and handling them if necessary. Set a refresh rate for common headlamp lighting functions (e.g. High beam) as well as fulfill watchdog timeout. The MCU should calculate all ON/OFF/TR values within this time and send broadcast MAPENA (see Table 64) frame once the values are sent into devices.





The diagram above is an automatic flow after each POR. A device might end up in either CONFIG or NORMAL or NO_CRC mode according to zapped OTP bits.

Auto-addressing process or by Multi-level addressing using a voltage divider or zapped in the OTP memory.

A new device will end up in CONFIG mode, because OTP bits are not zapped. An address is set by either

Multi-level Addressing Procedure with Long Time Delay at ADC2/ADR Pin

The following flow chart is valid for the repeater-slave and slaves cluster, where the repeater-slave communicates

through CAN–PHY layer and slaves are connected via local M–LVDS bus.



Figure 24. Multi-level Addressing Procedure with Long Time Delay at ADC2/ADR Pin

EEPROM Write and Read Operations







Figure 26. EEPROM Read Operation

onsemi



DOCUMENT NUMBER:	98AON46215E	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	n the Document Repository. D COPY" in red.
DESCRIPTION:	SSOP36 EXPOSED PAD		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales