

# 500 mA, Very Low Dropout **Bias Rail CMOS Voltage** Regulator **NCV8135**

The NCV8135 is a 500 mA VLDO equipped with NMOS pass transistor and a separate bias supply voltage (V<sub>BIAS</sub>). The device provides very stable, accurate output voltage with low noise suitable for space constrained, noise sensitive applications. In order to optimize performance for battery operated portable applications, the NCV8135 features low I<sub>O</sub> consumption. The NCV8135 is offered in WDFN6 2 mm x 2 mm package, wettable flanks option available for Enhanced Optical Inspection.

#### **Features**

- Input Voltage Range: 0.4 V to 5.5 V • Bias Voltage Range: 2.5 V to 5.5 V
- Fixed Output Voltage Versions Available
- ±1% Accuracy over Temperature, 0.5% V<sub>OUT</sub> @ 25°C
- Ultra-Low Dropout: Typ. 53 mV at 500 mA
- Very Low Bias Input Current of Typ. 35 μA
- Logic Level Enable Input for ON/OFF Control
- Output Active Discharge Option Available
- Stable with a 10 μF Ceramic Capacitor
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

# **Typical Applications**

- Automotive, Consumer and Industrial Equipment Point of Load Regulation
- Battery-powered Equipment
- Smartphones, Tablets
- Cameras, DVRs, STB and Camcorders




Figure 1. Typical Application Schematic




# **MARKING DIAGRAM**



XX = Specific Device Code = Date Code


#### PIN CONNECTIONS



#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 9 of this data sheet.

1



\*Active output discharge function is present only in NCV8135A option devices.

Figure 2. Simplified Schematic Block Diagram

#### PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description
1	VIN	Input Voltage Supply pin
2	GND	Ground pin
3	VBIAS	Bias voltage supply for internal control circuits. This pin is monitored by internal Under-Voltage Lockout Circuit.
4	EN	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode.
5	SNS	Output voltage Sensing Input. Connect to Output voltage node on the PCB.
6	VOUT	Regulated Output Voltage pin
Pad	Pad	Should be soldered to the ground plane for increased thermal performance.

# **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V <sub>IN</sub>	-0.3 to 6	V
Output Voltage	V <sub>OUT</sub>	$-0.3$ to $(V_{IN}+0.3) \le 6$	V
Chip Enable, Bias and SNS Input	V <sub>EN,</sub> V <sub>BIAS,</sub> V <sub>SNS</sub>	-0.3 to 6	V
Output Short Circuit Duration	t <sub>SC</sub>	unlimited	S
Maximum Junction Temperature	T <sub>J</sub>	125	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD <sub>HBM</sub>	2000	V
ESD Capability, Machine Model (Note 2)	ESD <sub>MM</sub>	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
   This device series incorporates ESD protection (except OUT pin) and is tested by the following methods:
- - ESD Human Body Model tested per AEC-Q100-002
  - ESD Machine Model tested per AEC-Q100-003
  - Latchup Current Maximum Rating ± 100 mA per AEC-Q100-004.

# THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, WDFN6 2 mm x 2 mm Thermal Resistance, Junction-to-Air (Note 3)	$R_{\theta JA}$	97	°C/W

<sup>3.</sup> This data was derived by thermal simulations based on the JEDEC JESD51 series standards methodology. Only a single device mounted at the center of a high K (2s2p) 3 in x 3 in multilayer board with 1-ounce internal planes and 1-ounce copper on top and bottom. Top copper layer has a dedicated 25 sq mm copper area.

**ELECTRICAL CHARACTERISTICS**  $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ ;  $V_{BIAS} = 2.7$  V or  $(V_{OUT} + 1.6$  V), whichever is greater,  $V_{IN} = V_{OUT(NOM)} + 0.3$  V,  $I_{OUT} = 1$  mA,  $V_{EN} = 1$  V,  $I_{CIN} = 4.7$  μF,  $I_{COUT} = 10$  μF,  $I_{CBIAS} = 1$  μF, unless otherwise noted. Typical values are at  $I_{CUT} = 1.25^{\circ}C$ . Min/Max values are for  $-40^{\circ}C \le T_{J} \le 125^{\circ}C$  unless otherwise noted. (Note 4)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Operating Input Voltage Range		V <sub>IN</sub>	V <sub>OUT</sub> + V <sub>DO</sub>		5.5	٧
Operating Bias Voltage Range		V <sub>BIAS</sub>	(V <sub>OUT</sub> + 1.50) ≥ 2.5		5.5	V
Undervoltage Lock-out	V <sub>BIAS</sub> Rising Hysteresis	UVLO		1.6 0.2		V
Output Voltage Accuracy		V <sub>OUT</sub>		±0.5		%
Output Voltage Accuracy	$\begin{array}{l} -40^{\circ}C \leq T_{J} \leq 125^{\circ}C, \ V_{OUT(NOM)} + 0.3 \ V \leq V_{IN} \\ \leq V_{OUT(NOM)} + 1.0 \ V, \ 2.7 \ V \ or \ (V_{OUT(NOM)} + \\ 1.6 \ V), \ whichever \ is \ greater < V_{BIAS} < 5.5 \ V, \\ 1 \ mA < I_{OUT} < 500 \ mA \end{array}$	V <sub>OUT</sub>	-1.0		+1.0	%
V <sub>IN</sub> Line Regulation	$V_{OUT(NOM)} + 0.3 \text{ V} \le V_{IN} \le 5.0 \text{ V}$	Line <sub>Reg</sub>		0.01		%/V
V <sub>BIAS</sub> Line Regulation	2.7 V or $(V_{OUT(NOM)} + 1.6 \text{ V})$ , whichever is greater < $V_{BIAS}$ < 5.5 V	Line <sub>Reg</sub>		0.01		%/V
Load Regulation	I <sub>OUT</sub> = 1 mA to 500 mA	Load <sub>Reg</sub>		0.5		mV
V <sub>IN</sub> Dropout Voltage	I <sub>OUT</sub> = 500 mA (Note 5)	$V_{DO}$		53	100	mV
V <sub>BIAS</sub> Dropout Voltage	$I_{OUT}$ = 500 mA, $V_{IN}$ = $V_{BIAS}$ (Notes 5, 6)	$V_{DO}$		1.1	1.5	V
Output Current Limit	V <sub>OUT</sub> = 90% V <sub>OUT(NOM)</sub>	I <sub>CL</sub>	600	820	1200	mA
SNS Pin Operating Current		I <sub>SNS</sub>		0.01	0.5	μΑ
Bias Pin Quiescent Current	$V_{BIAS} = 2.7 \text{ V}, I_{OUT} = 0 \text{ mA}$	I <sub>BIASQ</sub>		35	55	μΑ
Bias Pin Disable Current	V <sub>EN</sub> ≤ 0.4 V	I <sub>BIAS(DIS)</sub>		0.2	1	μΑ
Vinput Pin Disable Current	V <sub>EN</sub> ≤ 0.4 V	I <sub>VIN(DIS)</sub>		0.01	1	μΑ
EN Pin Threshold Voltage	EN Input Voltage "H"	V <sub>EN(H)</sub>	0.9			V
	EN Input Voltage "L"	V <sub>EN(L)</sub>			0.4	
EN Pull Down Current	V <sub>EN</sub> = 5.5 V	I <sub>EN</sub>		0.3	1	μΑ
Turn-On Time	From assertion of $V_{EN}$ to $V_{OUT} = 98\%$ $V_{OUT(NOM)}$ $V_{OUT(NOM)} = 0.4$ V $V_{OUT(NOM)} = 1.2$ V $V_{OUT(NOM)} = 0.75$ V	ton		150 275 198		μs
Power Supply Rejection Ratio	$V_{IN}$ to $V_{OUT}$ , f = 1 kHz, $I_{OUT}$ = 10 mA, $V_{IN} \ge V_{OUT}$ +0.5 V, $V_{OUT}$ (NOM) = 0.4 V	PSRR(V <sub>IN</sub> )		73		dB
	$V_{BIAS}$ to $V_{OUT}$ , f = 1 kHz, $I_{OUT}$ = 10 mA, $V_{IN} \ge V_{OUT}$ +0.5 V, $V_{OUT(NOM)}$ = 0.4 V	PSRR(V <sub>BIAS</sub> )		90		dB
Output Noise Voltage	$\begin{aligned} V_{IN} = V_{OUT} + 0.5 & \text{V, f} = 10 \text{ Hz to } 100 \text{ kHz} \\ V_{OUT(NOM)} = 0.4 & \text{V} \\ V_{OUT(NOM)} = 1.2 & \text{V} \\ V_{OUT(NOM)} = 0.75 & \text{V} \end{aligned}$	V <sub>N</sub>		28.7 40.3 35.3		μV <sub>RMS</sub>
Thermal Shutdown	Temperature increasing			160		°C
Threshold	Temperature decreasing			140		
Output Discharge Pull-Down	$V_{EN} \le 0.4 \text{ V}, V_{OUT} = 0.5 \text{ V}, \text{ NCV8135A options}$ only	R <sub>DISCH</sub>		150		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>4.</sup> Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.

Dropout voltage is characterized when V<sub>OUT</sub> falls 3% below V<sub>OUT(NOM)</sub>.
 For output voltages below 0.9 V, V<sub>BIAS</sub> dropout voltage does not apply due to a minimum Bias operating voltage of 2.5 V.

# **TYPICAL CHARACTERISTICS**

At  $T_J$  = +25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.3 V,  $V_{BIAS}$  = 2.7 V,  $V_{EN}$  = 1.0 V,  $V_{OUT(NOM)}$  = 0.4 V,  $I_{OUT}$  = 500 mA,  $C_{IN}$  = 1  $\mu$ F,  $C_{BIAS}$  = 0.1  $\mu$ F, and  $C_{OUT}$  = 10  $\mu$ F (effective capacitance value), unless otherwise noted.




Figure 7. Load Transient Response,  $I_{OUT}$  = 50 mA to 500 mA,  $C_{OUT}$  = 10  $\mu F$ 

Figure 8. Load Transient Response,  $I_{OUT} = 50$  mA to 500 mA,  $C_{OUT} = 22 \mu F$ 

# **TYPICAL CHARACTERISTICS**

At  $T_J$  = +25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.3 V,  $V_{BIAS}$  = 2.7 V,  $V_{EN}$  = 1.0 V,  $V_{OUT(NOM)}$  = 0.4 V,  $I_{OUT}$  = 500 mA,  $C_{IN}$  = 1  $\mu$ F,  $C_{BIAS}$  = 0.1  $\mu$ F, and  $C_{OUT}$  = 10  $\mu$ F (effective capacitance value), unless otherwise noted.




Figure 9. Load Transient Response,  $I_{OUT}$  = 1 mA to 500 mA,  $C_{OUT}$  = 10  $\mu F$ 




Figure 11. Load Transient Response,  $I_{OUT}$  = 1 mA to 20 mA,  $C_{OUT}$  = 10  $\mu F$ 




Figure 13. Enable Transient Response,  $I_{OUT}$  = 0 mA,  $C_{OUT}$  = 10  $\mu F$ 




Figure 10. Load Transient Response,  $I_{OUT} = 1 \text{ mA to } 500 \text{ mA}, C_{OUT} = 22 \,\mu\text{F}$ 




Figure 12. Load Transient Response,  $I_{OUT}$  = 1 mA to 20 mA,  $C_{OUT}$  = 22  $\mu F$ 




Figure 14. Enable Transient Response, Output Resistive Load 500 mA,  $C_{OUT}$  = 22  $\mu F$ 

# TYPICAL CHARACTERISTICS

At  $T_J$  = +25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.3 V,  $V_{BIAS}$  = 2.7 V,  $V_{EN}$  = 1.0 V,  $V_{OUT(NOM)}$  = 0.4 V,  $I_{OUT}$  = 500 mA,  $C_{IN}$  = 1  $\mu$ F,  $C_{BIAS}$  = 0.1  $\mu$ F, and  $C_{OUT}$  = 10  $\mu$ F (effective capacitance value), unless otherwise noted.




Figure 15.  $V_{IN}$  Line Transient Response,  $V_{IN}$  = 0.7 V to 1.7 V,  $I_{OUT}$  = 100 mA,  $C_{IN}$  = 0,  $C_{OUT}$  = 10  $\mu F$ 




Figure 17. V<sub>IN</sub> Power Supply Rejection Ratio vs. Frequency




Figure 19. Output Voltage Noise Spectral Density at NCV8135AMT040TBG




Figure 16.  $V_{IN}$  Line Transient Response,  $V_{IN}$  = 0.7 V to 1.7 V,  $I_{OUT}$  = 100 mA,  $C_{IN}$  = 0,  $C_{OUT}$  = 22  $\mu F$ 




Figure 18. V<sub>BIAS</sub> Power Supply Rejection Ratio vs. Frequency

		RMS Output Noise Voltage (μV)			
Іоит	C <sub>OUT</sub>	10 Hz – 100 kHz	100 Hz – 100 kHz		
1 mA	10 μF	28.67	27.54		
1 mA	22 μF	28.19	27.28		
10 mA	22 μF	36.23	35.49		
100 mA	22 μF	45.44	44.87		
500 mA	22 μF	54.54	54.04		




Figure 20. Output Voltage Noise Spectral Density at NCV8135AMTW075TBG

		RMS Output Noise Voltage (μV)			
l <sub>OUT</sub>	C <sub>OUT</sub>	10 Hz – 100 kHz	100 Hz – 100 kHz		
1 mA	10 μF	35.34	34.22		
1 mA	22 μF	33.39	32.22		
10 mA	22 μF	41.85	40.91		
100 mA	22 μF	51.70	50.98		
500 mA	22 μF	59.78	59.16		

#### APPLICATIONS INFORMATION

The NCV8135 dual-rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from  $V_{\rm IN}$  voltage. All the low current internal control circuitry is powered from the  $V_{\rm BIAS}$  voltage.

The use of an NMOS pass transistor offers several advantages in applications. Unlike PMOS topology devices, the output capacitor has reduced impact on loop stability. Vin to Vout operating voltage difference can be very low compared with standard PMOS regulators in very low Vin applications.

When enabled from Enable (EN) input, the NCV8135 offers smooth monotonic start-up. The controlled voltage rising limits the inrush current.

The Enable (EN) input is equipped with internal hysteresis.

# **Dropout Voltage**

Because of two power supply inputs  $V_{IN}$  and  $V_{BIAS}$  and one  $V_{OUT}$  regulator output, there are two Dropout voltages specified.

The first, the  $V_{IN}$  Dropout voltage is the voltage difference ( $V_{IN}-V_{OUT}$ ) when  $V_{OUT}$  starts to decrease by percent specified in the Electrical Characteristics table.  $V_{BIAS}$  is high enough; specific value is published in the Electrical Characteristics table.

The second,  $V_{BIAS}$  dropout voltage is the voltage difference ( $V_{BIAS} - V_{OUT}$ ) when  $V_{IN}$  and  $V_{BIAS}$  pins are joined together and  $V_{OUT}$  starts to decrease.

#### **Input and Output Capacitors**

The device is designed to be stable for ceramic output capacitors with Effective capacitance in the range from  $10~\mu F$  to  $22~\mu F$ . The device is also stable with multiple capacitors in parallel, having the total effective capacitance in the specified range.

In applications where no low input supplies impedance available (PCB inductance in  $V_{IN}$  and/or  $V_{BIAS}$  inputs as example), the recommended  $C_{IN}=1\,\mu\text{F}$  and  $C_{BIAS}=0.1\,\mu\text{F}$  or greater. Ceramic capacitors are recommended. For the best performance all the capacitors should be connected to

the NCV8135 respective pins directly in the device PCB copper layer, not through vias having not negligible impedance.

When using small ceramic capacitor, their capacitance is not constant but varies with applied DC biasing voltage, temperature and tolerance. The effective capacitance can be much lower than their nominal capacitance value, most importantly in negative temperatures and higher LDO output voltages. That is why the recommended Output capacitor capacitance value is specified as Effective value in the specific application conditions.

# **Enable Operation**

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. To get the full functionality of soft–start, it is recommended to turn on the  $V_{IN}$  and  $V_{BIAS}$  supply voltages first and activate the Enable pin no sooner than when  $V_{IN}$  and  $V_{BIAS}$  are on their nominal levels. If the enable function is not to be used then the pin should be connected to  $V_{IN}$  or  $V_{BIAS}$ .

#### **Current Limitation**

The internal Current Limitation circuitry allows the device to supply the full nominal current and surges but protects the device against Current Overload or Short.

#### **Thermal Protection**

Internal thermal shutdown (TSD) circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When TSD activated, the regulator output turns off. When cooling down under the low temperature threshold, device output is activated again. This TSD feature is provided to prevent failures from accidental overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, junction temperature should be limited to +125°C maximum.

#### ORDERING INFORMATION

Device	Marking	Voltage	Option	Package	Shipping <sup>†</sup>	
NCV8135AMT040TBG	KA	0.4 V	Output Active Discharge	WDFN6		
NCV8135BMT040TBG	KC	0.4 V	Non-Active Discharge	(Non-Wettable Flank)		
NCV8135AMT120TBG	KE	1.2 V	Output Active Discharge	(Pb-Free)	l	
NCV8135AMTW040TBG	K2	0.4 V	Output Active Discharge		3000 / Tape & Reel	
NCV8135BMTW040TBG	КЗ	0.4 V	Non-Active Discharge	WDFN6		
NCV8135AMTW120TBG	K4	1.2 V	Output Active Discharge	(Wettable Flank) (Pb-Free)		
NCV8135AMTW075TBG	KL	0.75 V	Output Active Discharge	1		

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

To order other package and voltage variants, please contact your ON Semiconductor sales representative





PIN 1

REFERENCE


#### WDFN6 2x2, 0.65P

CASE 511BR ISSUE C

**DATE 01 DEC 2021** 


#### NOTES:

- 1. DIMENSION AND TOLERANCING PER ASME Y14.5, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.




TOP VIEW


В



ALTERNATE CONSTRUCTION

MILLIMETERS DIM MIN. NDM. 0.70 0.75 0.80 0.05 0.00 A1 АЗ 0.20 REF 0.25 0.30 0.35 b D 1.90 2.00 2.10 1.70 1.50 1.60 П2 Ε 1.90 2.00 2.10 E2 0.90 1.00 1.10 0.65 BSC 0.20 REF K 0.20 0.30 0.40 L1 0.15






ALTERNATE A-1

DETAIL A

ALTERNATE CONSTRUCTIONS



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDL DERRM/D.

# GENERIC MARKING DIAGRAM\*



XX = Specific Device CodeM = Date Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON55829E	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	WDFN6 2X2, 0.65P		PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales